

IDENTIFICATION

SEQ 0001

PRODUCT CODE: AC-7962C-MC
PRODUCT NAME: CEKBACO PDP-11/70-74MP CPU DIAGNOSTIC PART 1
DATE CREATED: MAY, 1979
MAINTAINER: DIAGNOSTIC ENGINEERING
AUTHORS: DON MONROE
MODIFIED BY: ERNEST PREISIG 12/1/78

THE INFORMATION IN THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE AND SHOULD NOT BE CONSTRUED AS A COMMITMENT BY DIGITAL EQUIPMENT CORPORATION. DIGITAL EQUIPMENT CORPORATION ASSUMES NO RESPONSIBILITY FOR ANY ERRORS THAT MAY APPEAR IN THIS MANUAL.

DIGITAL EQUIPMENT CORPORATION ASSUMES NO RESPONSIBILITY FOR THE USE OR RELIABILITY OF ITS SOFTWARE ON EQUIPMENT THAT IS NOT SUPPLIED BY DIGITAL.

COPYRIGHT (C) 1975,1979 BY DIGITAL EQUIPMENT CORPORATION

THE FOLLOWING ARE TRADEMARKS OF DIGITAL EQUIPMENT CORPORATION:

DIGITAL	PDP	UNIBUS	MASSBUS
DEC	DECUS	DECTAPE	DECX/11

CONTENTS

1. ABSTRACT
2. REQUIREMENTS
 - 2.1 EQUIPMENT
 - 2.2 STORAGE
 - 2.3 PRELIMINARY PROGRAMS
3. LOADING PROCEDURE
 - 3.1 METHOD
4. STARTING PROCEDURE
 - 4.1 CONTROL SWITCH SETTINGS
 - 4.2 STARTING ADDRESS
 - 4.3 PROGRAM AND OPERATOR ACTION
5. OPERATING PROCEDURE
 - 5.1 OPERATIONAL SWITCH SETTINGS
 - 5.2 SUBROUTINE ABSTRACTS
 - 5.3 OPERATOR ACTION
6. ERRORS
 - 6.1 ERROR HALTS AND DESCRIPTION
 - 6.2 ERROR RECOVERY
7. RESTRICTIONS
 - 7.1 STARTING RESTRICTIONS
 - 7.2 OPERATING RESTRICTIONS
8. MISCELLANEOUS
 - 8.1 EXECUTION TIME
 - 8.2 STACK POINTER
 - 8.3 PASS COUNT
 - 8.4 ITERATIONS
 - 8.5 SPECIAL REGISTERS
 - 8.6 T BIT TRAPPING
 - 8.7 OSCILLOSCOPE SYNC POINTS
 - 8.8 CACHE CONTROL
9. PROGRAM DESCRIPTION AND HISTORY
 - 9.1 CEKBA
10. LISTINGS
 - 10.1 CEKBA

1. ABSTRACT

CEKBA/B ARE PROGRAMS DESIGNED TO DETECT AND REPORT LOGIC FAULTS IN THE PDP 11/70-74MP CENTRAL PROCESSING UNIT. THEY CONSISTS OF 210(8) INDIVIDUAL TESTS CAREFULLY DESIGNED AND SEQUENCED TO DETECT AND ATTEMPT TO IDENTIFY LOGIC FAULTS AT A MINIMUM HARDWARE/SOFTWARE LEVEL. THESE TESTS ARE PARTITIONED INTO TWO STAND-ALONE PROGRAMS AS DESCRIBED BELOW.

A. BASIC INSTRUCTION TESTS

CEKBA CONSISTS OF A LOGICALLY SEQUENCED SET OF INSTRUCTION TESTS DESIGNED TO VERIFY THE INTEGRITY OF THOSE INSTRUCTIONS AND LOGIC OPERATIONS USED BY THE UTILITY ROUTINES THAT PROVIDE ERROR REPORTING AND SCOPE LOOPING FACILITIES FOR CEKBB.

ANY FAULT DETECTED IN THIS PROGRAM CAUSES THE PROGRAM TO 'HALT' WITH THE CONSOLE ADDRESS LIGHTS INDICATING THE ERROR PROGRAM COUNTER AND THE CONSOLE DATA LIGHTS SHOWING THE TEST NUMBER (FOR TESTS 24 AND ABOVE). ADDITIONAL FAULT IDENTIFICATION INFORMATION IS AVAILABLE IN THE PROGRAM ANNOTATION FOR THE FAILING TEST.

IF THE PROGRAM HALTS AT LOCATION 6 OR 12 (ADDRESS LIGHTS OF 10 OR 14) THE PROGRAM ANNOTATION FOR THE INDICATED TEST NUMBER, SHOULD GIVE A CLUE TO THE PROBLEM. TO LOOP ON THE ERROR THE HALT MUST BE REPLACED BY THE OCTAL CODE SHOWN IN THE COMMENT FIELD OF THE HALT AND THE PROGRAM RESTARTED AT 200, OR THE START ADDRESS OF THAT PARTICULAR TEST.

DURING THE FIRST PASS THE PROGRAM WILL TYPE 'AA' AND THE PROGRAM TITLE.

B. ADVANCED INSTRUCTION AND MISCELLANEOUS LOGIC TESTS

CEKBB CONSISTS OF A LOGICALLY SEQUENCED SET OF INSTRUCTION TESTS FOLLOWED BY A SET OF MISCELLANEOUS LOGIC TESTS. THE INSTRUCTION TESTS COMPLETE THE TEST OF THE PDP 11/70-74MP INSTRUCTION REPERTOIRE. THE LOGIC TESTS VERIFY SUCH THINGS AS: 1) THE INTERNAL REGISTERS; 2) REGISTERS SET 1; 3) INTERNAL INTERRUPTS; 4) BUS REQUEST LEVELS 4, 5, AND 6; 5) INTERNAL TRAPS, AND ABORTS; 6) OUTER MODE SELECTION; AND 7) EXTERNAL TRAPS AND ABORTS. EACH TEST IN THIS PROGRAM CALLS A 'SCOPE LOOP' UTILITY THAT FACILITATES USER CONTROL OF TEST SELECTION AND EXECUTION VIA THE CONSOLE SWITCH REGISTER.

UPON DETECTION OF A LOGIC FAULT EACH TEST IN THIS SECTION CALLS AN 'ERROR SERVICE' THAT REPORTS IT AS HARD COPY ON THE CONSOLE TERMINAL DEVICE. THE ERROR SERVICE ROUTINE ALSO FACILITATES USER CONTROL OF THE PROGRAM SEQUENCE VIA

THE SWITCH SETTINGS ARE:

SW<15>=1 ... HALT ON ERROR
 SW<14>=1 ... LOOP ON TEST
 SW<13>=1 ... INHIBIT ERROR TYPEOUTS
 SW<12>=1 ... INHIBIT T BIT TRAPPING
 SW<11>=1 ... INHIBIT ITERATIONS
 SW<10>=1 ... RING BELL ON ERROR
 SW<9> =1 ... LOOP ON ERROR
 SW<8> =1 ... LOOP ON TEST IN SW<7:0>
 SW<7> =1 ... NO ACTION
 SW<6> =1 ... SKIP BUS REQUEST 6 TESTING
 SW<5> =1 ... SKIP BUS REQUEST 5 TESTING
 SW<4> =1 ... SKIP BUS REQUEST 4 TESTING
 SW<0> =1 ... SKIP OPERATOR INTERVENTION TESTING

5.2 SUBROUTINE ABSTRACTS

A. CEKBA

SEE 5.2.4 AND 5.2.5

B. (KBB

5.2.1 SPURIOUS ERROR HANDLER

THIS ROUTINE IS CALLED BY AN UNEXPECTED TRAP TO LOCATION 4 OR 114. IT PRINTS A SHORT MESSAGE FOLLOWED BY THE PROGRAM COUNTER AT THE TIME OF THE TRAP AND THE APPROPRIATE ERROR REGISTER (I.E. THE CPU ERROR REGISTER IN CASES OF A TRAP TO 4 AND THE MEMORY ERROR REGISTER IN CASES OF A TRAP TO 114).

5.2.2 SCOPE

THIS SUBROUTINE CALL (VIA AN IOT INSTRUCTION) IS PLACED BETWEEN EACH TEST. IT RECORDS THE STARTING ADDRESS OF EACH TEST IN LOCATION '\$LPADR' AND '\$LPERR' AS IT IS BEING ENTERED. IT ALSO CONTROLS TEST ITERATION, LOOPING, AND SEQUENTIAL FLOW CHECKS (SEE 5.2.8).

5.2.3 ERROR

THIS SUBROUTINE CALL (VIA A EMT INSTRUCTION) IS USED TO REPORT ALL ERRORS. (REFER TO 6)

5.2.4 TRAP CATCHER

A '".+2'" - 'HALT'" SEQUENCE IS REPEATED FROM LOCATION 0 '0

7. RESTRICTIONS7.1 STARTING RESTRICTIONS

A. CEKBA

NONE

B. CEKBB

IF THE USER WANTS TO RUN THE BUS REQUEST 5 TEST HE MUST ENSURE THAT EITHER AN RH CONTROLLER IS ACTIVE OR THAT A UNIBUS DEVICE (RK, RS, RP, TM) IS ACTIVE.

IF A RP11-E IS SHIPPED IN PLACE OF A RP04, THIS REPRESENTS A NON-STANDARD CONFIGURATION AND LOCATION 1244 SHOULD BE CHANGED FROM 176700 TO 176714.

8.7 OSCILLOSCOPE SYNC POINTS

SEQ 0014

A. CEKBA

BEGINNING WITH TEST 24 EACH TEST HAS AN OSCILLOSCOPE SYNC INSTRUCTION. THE ADDRESS OF THE CONDITION CODE ROM STATE (44) IS IN THE PROCESSOR MICROBREAK REGISTER (ADDRESS 17777770). THIS WILL CAUSE PIN AE1 (SLOT 10) ON THE BACKPLANE TO GO HIGH EACH TIME A CONDITION CODE (OR NOP) INSTRUCTION IS EXECUTED. THEREFORE, IF THE OSCILLOSCOPE EXTERNAL SYNC IS CONNECTED TO THIS PIN AND THE SYNC SELECT PUT ON EXTERNAL THE OSCILLOSCOPE WILL BE SYNCHRONIZED WITH THE INSTRUCTION IMMEDIATELY PRECEDING THE INSTRUCTION UNDER TEST (IUT).

B. CEKBB

ONLY TESTS 1 THRU 20 CONTAIN SYNC INSTRUCTIONS.

8.8 CACHE CONTROL

THE FIRST PASS OF BOTH PROGRAMS RUN WITH THE CACHE DISABLED (FORCING MISSES IN BOTH GROUPS). ALL SUBSEQUENT PASSES RUN WITH THE CACHE ENABLED.

9. PROGRAM DESCRIPTION

9.1 CEKBAB - DIAGNOSTIC ENHANCED TO TEST THE SOB INSTRUCTION MORE THOROUGHLY.

CEKBAC - PROGRAM ENHANCED TO HANDLE A MAIN MEMORY TIME OUT WHEN THE SYSTEM SIZE REGISTER IS GREATER THAN ACTUAL PHYSICAL MEMORY. DIAGNOSTIC MADE 11/74 COMPATIBLE.

TABLE OF CONTENTS

28	BASIC DEFINITIONS
153	CACHE REGISTER DEFINITIONS
164	CPU REGISTER DEFINITIONS
178	MEMORY MANAGEMENT DEFINITIONS
327	UNIBUS MAP REGISTER DEFINITIONS
419	TRAP CATCHER
426	STARTING ADDRESS(ES)
432	ACT11 HOOKS
458	COMMON TAGS
506	ERROR POINTER TABLE
1509	
1559	
1616	
2311	
2681	
2950	
3259	
3460	
3543	
3815	END OF PASS ROUTINE
3851	TYPE ROUTINE
3924	BINARY TO OCTAL (ASCII) AND TYPE

17 COPYRIGHT (C) JULY 21, 1975
DIGITAL EQUIPMENT CORP.
MAYNARD, MASS. 01754

PROGRAM BY DONALD W. MONROE

THIS PROGRAM WAS ASSEMBLED USING THE PDP-11 MAINDEC SYSMAC
PACKAGE (MAINDEC-11-DZQAC-A5).

28

BASIC DEFINITIONS

30 INITIAL ADDRESS OF THE STACK POINTER *** 1100 ***

44 MISCELLANEOUS DEFINITIONS

50 GENERAL PURPOSE REGISTER DEFINITIONS

71 PRIORITY LEVEL DEFINITIONS

81 'SWITCH REGISTER' SWITCH DEFINITIONS

109 DATA BIT DEFINITIONS (BIT00 TO BIT15)

137 BASIC 'CPU' TRAP VECTOR ADDRESSES

153

CACHE REGISTER DEFINITIONS

164

CPU REGISTER DEFINITIONS

178

MEMORY MANAGEMENT DEFINITIONS

181 MEMORY MANAGEMENT STATUS REGISTER ADDRESSES

192 USER 'I' PAGE DESCRIPTOR REGISTERS

203 USER 'D' PAGE DESCRIPTOR REGISTORS

214 USER 'I' PAGE ADDRESS REGISTERS

225 USER 'D' PAGE ADDRESS REGISTERS

$$P = (A3 + B3) * (A2 + B2) * (A1 + B) * (A0 + B0)$$

$$COUT = G + P * CIN$$

74S182

$$CX = G0 + P0 * CIN$$

$$CY = G1 + P1 * G0 + P1 * P0 * CIN$$

$$CZ = G2 + P2 * G1 + P2 * P1 * G0 + P2 * P1 * P0 * CIN$$

1882 TEST 31 THREE MICROSTATES (DAC*DM2*0/CLASS)

IF FORK A FAILS EXECUTION WILL GO TO RSD.00. THIS WILL ONLY HAPPEN IF RACE AO RAB01 DOES NOT GO LOW OR DOES NOT GET THRU TO RACL RADR01. THIS WILL CAUSE A TRAP TO LOCATION 10.

IF BEN15 FAILS EXECUTION WILL GO TO D45.80. THIS WILL CAUSE A TRAP TO 4 WITH THE ADDRESS OF 1\$ ON THE STACK.

IF THE DESTINATION CONSTANT FAILS (ADDS 1 OR 3) IN STATE D12.60 AN ODD ADDRESS TRAP WILL OCCUR. IF THE DST CONST ADDS 0, THE ERROR AT 3\$ WILL REPORT THE FAILURE. IF THE DESTINATION IS NOT LOADED WITH THE SOURCE, THE ERROR AFTER 5\$ WILL REPORT THE FAILURE.

ROM FLOW-2,155,312

1943 TEST 32 THREE MICROSTATES (DAC*DM1*0/CLASS)

THIS TEST IS THE SAME AS THE PREVIOUS TEST EXCEPT FOR THE DM. IF FORK A FAILS, EXECUTION WILL GO TO RSD.00. THIS WILL CAUSE A TRAP TO LOCATION 10 WITH AN ODD ADDRESS ERROR. THIS WILL ONLY HAPPEN IF RACE AO RAB00 DOES NOT GO LOW OR DOES NOT GET TO RACL. EITHER E44 OR E6 IS BAD.

IF THE INSTRUCTION FAILS TO MOVE R5 TO THE PC INDIRECT, THE ERROR AFTER 1\$ WILL REPORT THE FAILURE.

ROM FLOW-1,155,312

1976 TEST 33 THREE MICROSTATES (DAC*DM4*0/CLASS)

IF FORK A FAILS EXECUTION WILL GO TO RSD.00. THIS WILL CAUSE A TRAP TO LOCATION 10. THIS WILL ONLY HAPPEN IF RACE AO RAB02 IS NOT GOING LOW. EITHER RACE E33 OR E6(988) IS BAD.

IF THE DST CONST FAILS TO SUBTRACT 2, THE ERROR AT EITHER 1\$ OR 1\$-2 WILL REPORT THE FAILURE.

IF BEN01 FAILS (CAUSED BY IRCD DM357 STUCK HIGH) EXECUTION WILL GO TO D10.00 WHICH WILL EXECUTE A MODE 5 INSTEAD OF MODE 4.

IF THE DESTINATION IS NOT LOADED PROPERLY, THE ERROR AT 3\$ WILL REPORT THE FAILURE.

GRAE SR EQ ONE IS STUCK HIGH OR RACK E63 IS BAD OR STATE SOB.10 DOES NOT RESTORE THE OLD PC.

IF THE SOB DOES NOT BRANCH WHEN IT IS SUPPOSE TO EITHER STATE SOB.00 IS BAD OR GRAE SR EQ ONE STUCK LOW OR RACK E63(C1) IS BAD.

IF THE REGISTER DOES NOT DECREMENT STATE SOB.20 IS BAD.

ROM FLOW-57,242/262.262

2311

2313 TEST 44 FOUR MICROSTATES (DAC*DM12*P/CLASS*DR0(0))

IF FORK A FAILS EXECUTION WILL GO TO RSD.00 CAUSING A TRAP TO 10. THIS WILL ONLY HAPPEN IF RACJ AFIR 14(1) DOES NOT GET THRU RAC E42.

THE FOLLOWING COULD BE FORK B FAILURES:
IF IRCB BO RAB00 IS STUCK HIGH OR NOT GETTING THRU TO RACL RADR00 EXECUTION WILL GO TO EXC.90 WHICH WOULD PUT THE RESULT INTO A REGISTER RATHER THAN MEMORY.
IF IRCB E38(6) IS STUCK HIGH EXECUTION WILL GO TO RSD.00 CAUSING A TRAP TO 10.
IF THE BIC DOES NOT HAPPEN THEN EXC.00 IS BAD.

ROM FLOW-2,175,31,132

2358 TEST 45 FOUR MICROSTATES (DAC*DM12*TST.B*DR0(1))

AFTER STATE D12.10 IF EITHER GRAB OBD(1) DOES NOT GO HIGH OR DOES NOT GET THRU RACL E71 EXECUTION WILL GO TO TST.10. IF EITHER GRAB OBD(0) IS STUCK HIGH OR NOT GETTING THRU RACK E41. EXECUTION WILL GO TO D10.60. THIS WILL CAUSE THE PROCESSOR TO HANG UP IN THE PAUSE STATE AT MICRO ADDRESS 177. IF THE TEST FAILS THEN STATE D12.30 FAILED.

ROM FLOW-1,175,137,33

2382 TEST 46 FOUR MICROSTATES (DAC*DM4*TST.B*DR0(0))

IF FORK A FAILS EXECUTION WILL GO TO RSD.00 CAUSING A TRAP TO 10. THIS WILL ONLY OCCUR IF RACE E33(AFIR05(1)*R/CLASS) IS BAD.

AFTER D10.30 IF IRCB FJ/CLASS DOES NOT GET TO RACL E71 OR IF RACL E71 IS BAD EXECUTION WILL GO TO SVC.50.

IF THE INSTRUCTION DOESN'T WORK THEN D10.60 IS BAD.

ROM FLOW-4,122,177,33

2807 TEST 62 FIVE MICROSTATES (BIN*SM12*DM12*0/CLASS)

IF FORK A FAILS EXECUTION WILL GO TO D12.01. THIS WOULD CAUSE R5 TO BE WRITTEN INTO \$TMP2.

IF FORK C FAILS EXECUTION WOULD GO TO ONE OF THE FOLLOWING STATES: D45.80, D30.80, FOP.00, WAT.00, D00.90, AND ASH.20. STATE D45.80 WOULD EXECUTE A SM2*DM4 INSTEAD OF SM2*DM1. STATE D30.80 WOULD EXECUTE A SM1*DM3. STATE FOP.00 WOULD CAUSE A TRAP TO LOCATION 10. THIS WILL ONLY HAPPEN IF EITHER IRCC CO RAB03 IS STUCK OR IT IS NOT GETTING THRU RA CL RADRO3 OR IRCC FORK C MUX INPUT B0 IS HIGH. THE LA30 PRINTER BUFFER WILL BE SET UP TO GENERATE AN INTERRUPT IN CASE THE TEST FAILS TO THE WAT.00 STATE. STATE D00.90 WILL EXECUTE A DMO INSTEAD OF A DM1. STATE ASH.20 WILL CLEAR THE C BIT.

ROM FLOW-22,27,111,155,312

2900 THE LOGICAL FLOW AT THIS POINT WOULD TEST A BIN*SM12*DM12*SRO(0)*DRO(0) * [TST.B+BIT.B+COMP.B] INSTRUCTION BUT NO ADDITIONAL LOGIC WOULD BE TESTED.

2906 TEST 63 FIVE MICROSTATES (BIN*SM12*DM12*SRO(1)*DRO(0)*CMPB)

THE ONLY THING THAT SHOULD FAIL WOULD BE STATE D12.90(110).

ROM FLOW-21,27,110,175,33

2925 TEST 64 FIVE MICROSTATES (BIN*SM12*DM4*0/CLASS)

WHICH WILL EXECUTE A SM1*DM2 TYPE INSTRUCTION.

IF THE INSTRUCTION FAILS EITHER D45.80 OR D40.20 FAILED.

ROM FLOW-21,27,115,121,157

2950

2952 TEST 65 SIX MICROSTATES (DAC*DM12*ASRB*DRO(1))

NEITHER FORK A NOR BEN15 NOR BEN05*FEN2 SHOULD FAIL SINCE THEY HAVE ALREADY BEEN TESTED.

IF FORK B FAILS AFTER D12.30 EXECUTION WILL GO TO ONE OF THE FOLLOWING: RSD.00, D45.00, EXC.00, S45.00, CCP.00, MUL.00, SVC.10, MFP.00 OR DEP.00. RSD.00 WILL CAUSE A TRAP TO LOCATION 10. THIS WILL HAPPEN IF THE B FORK MUX SELECT IS STUCK LOW. IF STATE D45.00 IS ENTERED THE PROCESSOR WILL HANG UP IN A LOOP BETWEEN STATES D45.00 AND D10.30. IF STATE S45.00 IS ENTERED EXECUTION WILL GO TO STATE

D12.80 AFTER S13.10 WHICH WILL HANG UP THE PROCESSOR.
STATE CCP.00 WOULD SET OR CLEAR THE CONDITION CODES
ACCORDING TO IR(4:0).
STATE MUL.00 WOULD CAUSE THE DESTINATION OPERAND TO
BE MULTIPLIED BY REGISTER 2 AND THE RESULT WOULD BE
STORED IN REGISTER 2 AND 3.
IF SVC.10 IS ENTERED A TRAP TO 4 WILL OCCUR BECAUSE
THE DESTINATION REGISTER IS ODD. THIS WILL ONLY HAPPEN
IF EITHER B FORK MUX INPUT B3 OR IRCB B0 RAB00 IS STUCK LOW.
IF MFP.00 IS ENTERED AN MFPI INSTRUCTION WILL BE EXECUTED
THIS WILL PUSH THE ADDRESS OF 1\$ ONTO THE STACK.
DEP.00 WILL CAUSE THE PROCESSOR TO HANG IN MICRO ADDRESS
170 WITH THE RUN LIGHT ON.

ROM FLOW-1,175,137,64,123,132

3028 TEST 66 SIX MICROSTATES (DAC*DM12*RORB*DR0(1))

THIS TEST IS THE SAME AS THE LAST ONE EXCEPT A RORB
IS USED INSTEAD OF AN ASRB.

FORK B WILL ONLY FAIL IF IRCB E36(13) IS STUCK HIGH
WHICH WILL CAUSE EXECUTION TO GO TO EXC.00.

ROM FLOW-2,175,137,64,123,132

3053 THE LOGICAL FLOW AT THIS POINT WOULD TEST A DAC*DM3*[TST.B+BIT.B+CMP.B]*DR0(0)
FOLLOWED BY A DAC*DM4*P/(CLASS*DR0(0) INSTRUCTION BUT NO ADDITIONAL LOGIC
IS TESTED

3061 TEST 67 SIX MICROSTATES (DAC*DM6*XOR*DR0(0))

IF FORK A FAILS EXECUTION WILL GO TO RSD.00 CAUSING A TRAP TO 10.
THIS SHOULD ONLY HAPPEN IF RACE E35(1) IS BAD.

IF THE INSTRUCTION DOESN'T WORK IT WILL HALT IN THIS TEST.

ROM FLOW-6,251,122,177,31,132

3086 THE LOGICAL SEQUENCE WOULD TEST A DAC*DM6*[TST.B+BIT.B+CMP.B]*DR0(1) BUT ALL
THE LOGIC HAS BEEN TESTED.

3093 TEST 70 SIX MICROSTATES (NEG.B*DM12*DR0(0))

NEITHER FORK A NOR BGN15 SHOULD FAIL.

3096

IF FORK B FAILS EXECUTION WILL GO TO RSD.00 CAUSING
A TRAP TO LOCATION 10 OR EXC.00.
RSD.00 SHOULD ONLY OCCUR IF THE B FORK MUX
STROBE IS BEING HELD LOW(CHIP FAILURE).

ROM FLOW-1,175,67,271,163,132


```

1120 002262 160000       SUB      R0,R0          ;R0-000000, CC'S=0100
1121 002264 100403       BMI      SUBRO
1122 002266 001002       BNE      SUBRO
1123 002270 102401       BVS      SUBRO
1124 002272 103001       BCC      .+4
1125 002274               SUBRO:
1126 002274 000000       HALT           ;ERROR, INCORRECT CC'S AFTER SUB
1127                                ;FOR LOOPING CHANGE TO 'BR ADDR0+2' (766)
1128
1129 002276 005000       CLR      R0
1130 002300 000277       SCC
1131 002302 000244       CLZ           ;R0 000000, CC'S=1011
1132 002304 020000       CMP      R0,R0          ;R0 000000, CC'S=0100
1133 002306 100403       BMI      CPRO
1134 002310 001002       BNE      CPRO
1135 002312 102401       BVS      CPRO
1136 002314 103001       BCC      .+4
1137 002316               CPRO:
1138 002316 000000       HALT           ;ERROR, INCORRECT CC'S AFTER CMP
1139                                ;FOR LOOPING CHANGE TO 'BR SUBRO+2' (767)
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159

```

```

*****
*TEST 14      REGISTER SELECTION TEST
*
* THIS TEST ENSURES THAT THE 6 ADDRESS LINES INTO
* THE GENERAL PURPOSE REGISTERS (GPR) ARE NOT STUCK.
* THE LABELS OF THE ADDRESS LINES ARE:
*       GSAX  GENERAL SOURCE ADDRESS LINE
*       GDAX  GENERAL DESTINATION ADDRESS LINE
* WHERE X STANDS FOR LINE 0,1, OR 2.
* THE CLASSES OF ERRORS DESCRIBED IN THIS TEST
* ARE DEFINED AS FOLLOWS:
*       CLASS A=GDAX OK
*             GSAX STUCK
*       CLASS B=GSAX OK
*             GDAX STUCK
*       CLASS C=GSAX STUCK
*             GDAX STUCK
*****

```

```

1160 002320 005000       TST14: CLR     R0
1161 002322 005201       INC     R1
1162 002324 005700       TST     R0          ;DID INC AFFECT R0?
1163 002326 001406       BEQ     OVER        ;BRANCH ON NOT CLASS B OR C
1164 002330 005000       ROUT0: CLR    R0
1165 002332 005201       INC    R1
1166 002334 010002       MOV    R0,R2       ;DID S0 REMAIN 0 ON INC R1?
1167 002336 001001       BNE    2$          ;BR IF YES-NOT CLASS B
1168 002340 000000       HALT           ;ERROR, CLASS B FAILURE ON GRAO
1169                                ;FOR LOOPING CHANGE TO 'BR ROUT0' (773)
1170 002342               2$:
1171 002342 000000       HALT           ;ERROR, CLASS C FAILURE ON GRAO
1172                                ;FOR LOOPING CHANGE TO 'BR ROUT0' (772)
1173 002344 005201       OVER: INC    R1
1174 002346 010001       MOV    R0,R1       ;INCREMENT S1 AND D1
1175 002350 001401       BEQ    GRA1T       ;MOVE S0 TO S1 AND D1
                                     ;BRANCH-GRAO OK

```

```

1176 002352 000000      HALT                    :ERROR, CLASS A FAILURE ON GRA0
1177                                :FOR LOOPING CHANGE TO 'BR TST14'' (762)
1178
1179 002354 005000      :GRA1T: CLR      R0
1180 002356 005202      INC      R2
1181 002360 005700      TST      R0
1182 002362 001406      BEQ      OVER2      :DID INC AFFECT R2?
1183 002364 005000      :ROUT1: CLR      R0      :BRANCH ON NOT CLASS B OR C
1184 002366 005202      INC      R2
1185 002370 010001      MOV      R0,R1
1186 002372 001001      BNE      4$
1187 002374 000000      HALT                    :DID SO REMAIN 0 ON INC R2?
1188                                :BR IF YES-NOT CLASS B
1189 002376      4$:      :ERROR, CLASS B FAILURE ON GRA1
1190 002376 000000      HALT                    :FOR LOOPING CHANGE TO 'BR ROUT1'' (773)
1191
1192 002400 005202      OVER2: INC      R2
1193 002402 010002      MOV      R0,R2
1194 002404 001401      BEQ      GRA2T
1195 002406 000000      HALT                    :INCREMENT S2 AND D2
1196                                :MOVE S0 TO S2 AND D2
1197      :GRA2T: CLR      R0      :BRANCH-GRA1 OK
1198 002410 005000      INC      R4
1199 002412 005204      TST      R0
1200 002414 005700      BEQ      OVER3      :ERROR, CLASS A FAILURE ON GRA1
1201 002416 001406      :ROUT2: CLR      R0      :FOR LOOPING CHANGE TO 'BR GRA1T'' (762)
1202 002420 005000      INC      R4
1203 002422 005204      MOV      R0,R1
1204 002424 010001      BNE      6$
1205 002426 001001      HALT                    :DID INC AFFECT R4?
1206 002430 000000      :ROUT2: CLR      R0      :YES, CLASS A
1207                                :BR IF YES-NOT CLASS B
1208 002432      6$:      :ERROR, CLASS B FAILURE ON GRA2
1209 002432 000000      HALT                    :FOR LOOPING CHANGE TO 'BR ROUT2'' (773)
1210
1211 002434 005204      OVER3: INC      R4
1212 002436 010004      MOV      R0,R4
1213 002440 001401      BEQ      8$
1214 002442 000000      HALT                    :DID SO REMAIN 0 AFTER INC R4?
1215                                :BR IF YES-NOT CLASS B
1216 002444 005001      8$:      CLR      R1
1217 002446 005003      CLR      R3
1218 002450 005005      CLR      R5
1219 002452 005201      INC      R1
1220 002454 005703      TST      R3
1221 002456 001401      BEQ      1$
1222 002460 000000      HALT                    :ERROR, CLASS A FAILURE ON GRA2
1223                                :FOR LOOPING CHANGE TO 'BR GRA2T'' (762)
1224 002462 010303      1$:      MOV      R3,R3
1225 002464 001401      BEQ      2$
1226 002466 000000      HALT                    :CHANGE R1
1227                                :DID R3 CHANGE?
1228 002470 005705      2$:      TST      R5
1229 002472 001401      BEQ      3$
1230 002474 000000      HALT                    :BRANCH IF NO
1231                                :ADDRESS LINE 0 AND 1 TIED TOGETHER
1232                                :FOR LOOPING CHANGE TO 'BR 8$'' (771)
1233                                :CHECK SRC ADDRESS LINES
1234                                :BRANCH IF OK
1235                                :ADDRESS LINE 0 AND 1 TIED TOGETHER(SRC)
1236                                :FOR LOOPING CHANGE TO 'BR 8$'' (766)
1237                                :DID R5 CHANGE?
1238                                :BRANCH IF NO
1239                                :ADDRESS LINES 0 & 2 TIED TOGETHER(DST)
1240                                :FOR LOOPING CHANGE TO 'BR 8$'' (763)

```



```
1719 003660 000412      BR          4$
1720                    :FAILURE-SOURCE CONSTANT FAILED. TRY SM3
1721 003662 012705 012006 3$: MOV          #SUBTAB,R5      :GET ADDRESS OF LOCATION THAT CONTAINS ADDR.
1722 003666 010501        MOV          R5,R1          :SAVE R5 IN R1
1723 003670 013502        MOV          @(R5)+,R2       :EXECUTE AN SM3 INSTRUCTION
1724 003672 005201        INC           R1            :ADJUST R1 TO
1725 003674 005201        INC           R1            :LOOK LIKE R5
1726 003676 020501        CMP           R5,R1         :DID R5 AUTO INCREMENT?
1727 003700 001401        BEQ           2$           :BRANCH IF YES
1728 003702 000000        HALT                    :SOURCE CONST FAILURE ON IRC
1729                    :FOR LOOPING CHANGE TO 'BR TST27+2'' (762)
1730 003704                    2$:
1731 003704 000000        HALT                    :SRC CONST FAILURE EITHER ON IRC OR DAP
1732                    :FOR LOOPING CHANGE TO 'BR TST27+2'' (761)
1733 003706 010705        4$: MOV          PC,R5          :SETUP R5 TO HOLD ADDRESS
1734 003710 010501        MOV          R5,R1          :SAVE R5 IN R1
1735 003712 112502        MOVB         (R5)+,R2       :TEST TO SEE IF SRC CONST 1 ON BYTE
1736 003714 005201        INC           R1            :SETUP R1 TO LOOK LIKE R5
1737 003716 020501        CMP           R5,R1         :DID R5 AUTOINCREMENT BY 1?
1738 003720 001410        BEQ           TST30        :;BRANCH IF YES
1739                    :FAILURE-SOURCE CONSTANT FAILED ON BYTE. TRY SM4
1740 003722 010705        MOV          PC,R5          :PUT ADDRESS IN R5
1741 003724 010501        MOV          R5,R1          :SAVE R5 IN R1
1742 003726 114502        MOVB         -(R5),R2       :EXECUTE AN SM4 INSTRUCTION
1743 003730 005301        DEC           R1            :ADJUST R1 TO LOOK LIKE R5
1744 003732 020501        CMP           R5,R1         :DID R5 AUTO DECREMENT?
1745 003734 001001        BNE           5$           :BRANCH IF NO
1746 003736 000000        HALT                    :IRCC SRCM2 STUCK HIGH INTO IRC E8
1747                    :FOR LOOPING CHANGE TO 'BR TST27+2'' (744)
1748 003740                    5$:
1749 003740 000000        HALT                    :BYTE SRC CONST FAILURE EITHER ON IRC OR DAP
1750                    :FOR LOOPING CHANGE TO 'BR TST27+2'' (743)
1751                    :*****
1752                    :*TEST 30        ALU CARRY FUNCTIONAL TEST
1753                    :*
1754                    :* THIS TEST DOES A COMPLETE CHECK OF THE ALU CARRY FUNCTIONS
1755                    :* THE FIRST SECTION ENSURES THAT ALL THE INPUT AND OUTPUT LINES ARE
1756                    :* OK AND THE REST OF THE TEST ENSURES THAT THE CARRY LOGIC IS OK.
1757                    :* FOLLOWING ARE THE LOGIC EQUATIONS FOR A 74S181 AND 74S182 THAT
1758                    :* DICTATED THE PATTERNS USED IN EACH SECTION:
1759                    :*      74S181
1760                    :*      G=A3*B3+A2*B2*(A3+B3)+A1*B1*(A2+B2)*(A3+B3)+A0*B0*(A1+B1)*(A2+B2)*(A3+B3
1761                    :*      P=(A3+B3)*(A2+B2)*(A1+B1)*(A0+B0)
1762                    :*      COUT=G+P*CIN
1763                    :*      74S182
1764                    :*      CX=G0+P0*CIN
1765                    :*      CY=G1+P1*G0+P1*P0*CIN
1766                    :*      CZ=G2+P2*G1+P2*P1*G0+P2*P1*P0*CIN
1767                    :*****
1768 003742 005200        TST30: INC          R0
1769                    :SECTION 1-INPUT/OUTPUT BIT TEST
1770 003744 012701 125252  MOV          #125252,R1      :PUT DATA PATTERN IN R1
1771 003750 062701 052525  ADD          #52525,R1       :ADD COMPLIMENT PATTERN
1772 003754 005101        COM           R1            :MAKE RESULT 0
1773 003756 001401        BEQ           2$           :BRANCH IF IT IS ZERO
1774 003760 000000        HALT                    :BIT FAILED DURING ADD
```



```

2615
2616 005660 005200
2617 005662 012705 001164
2618 005666 012701 100000
2619 005672 010125
2620 005674 005015
2621 005676 012701 000002
2622 005702 005011
2623 005704 000240
2624 005706
2625 005706 054501
2626 005710 100411
2627 005712 020537 000002
2628 005716 001001
2629 005720 000000
2630
2631 005722 020527 001166
2632 005726 001001
2633 005730 000000
2634
2635 005732
2636 005732 000000
2637
2638
2639
2640
2641
2642
2643
2644
2645
2646
2647
2648 005734 005200
2649 005736 012706 001100

```

```

:*****
TST53: INC R0 ;INCREMENT TEST NUMBER
      MOV #STMP1,R5 ;PUT ADDRESS OF STMP1 IN R5
      MOV #BIT15,R1 ;SET SIGN BIT IN R1
      MOV R1,(R5)+ ;SET SIGN BIT STMP1 & STEP R5 TO STMP2
      CLR (R5) ;CLEAR STMP2
      MOV #2,R1 ;PUT ADDRESS OF LOC 2 IN R1
      CLR (R1) ;CLEAR LOCATION ZERO

SYNC53: NOP
IUT53: BIS -(R5),R1 ;EXECUTE INSTRUCTION UNDER TEST
      BMI TST54 ;:TEST OK, GO TO NEXT TEST
      CMP R5,#2 ;DID FORK A FAIL?
      BNE 1$ ;BRANCH IF NO
      HALT ;EITHER RACE BF1=7 OR SMO DID NOT GO HIGH
        ;FOR LOOPING CHANGE TO 'BR TST53+2'' (760)

1$: CMP R5,#STMP2 ;DID R5 FAIL TO DECREMENT?
   BNE 2$ ;BRANCH IF NO
   HALT ;STATE S45.00 DID NOT DECREMENT R5
        ;FOR LOOPING CHANGE TO 'BR TST53+2'' (754)

2$: HALT ;INSTRUCTION FAILED
        ;FOR LOOPING CHANGE TO 'BR TST53+2'' (753)

:*****
: *TEST 54 FOUR MICROSTATES (RTS)
: *
: * IF FORK A FAILS EXECUTION WILL GO TO RSD.00 CAUSING A TRAP TO 10.
: * THIS WILL ONLY HAPPEN IF RACE E3 DOES NOT GO HIGH.
: *
: * IF THE PC OR R5 FAILS THE TEST WILL HALT.
: *
: * ROM FLOW-40,223,224,342
:*****
TST54: INC R0 ;INCREMENT TEST NUMBER
      MOV #STACK,SP ;INITIALIZE THE STACK

```


2762
2763
2764
2765
2766
2767
2768
2769
2770
2771
2772
2773
2774
2775
2776
2777
2778
2779
2780
2781
2782
2783
2784
2785
2786
2787
2788
2789
2790
2791
2792
2793
2794
2795
2796
2797
2798
2799
2800
2801
2802
2803
2804
2805
2806
2807
2808
2809
2810
2811
2812
2813
2814
2815
2816
2817

006126 005200
006130 012705 001164
006134 010565 000002
006140 010501
006142 000240
006144
006144 046501 000002
006150 005701
006152 001405
006154 005767 173006
006160 001001
006162 000000
006164
006164 000000

*THE LOGICAL SEQUENCE AT THIS POINT WOULD BE TO EXECUTE A DAC*DM4*[TST.B*
*BIT.B*CMP.B]*DR0(1) INSTRUCTION FOLLOWED BY A DAC*DM6*[TST.B*BIT.B*CMP.B]*
*DR0(0) INSTRUCTION TEST BUT NO ADDITIONAL LOGIC IS TESTED.

*THE LOGICAL SEQUENCE AT THIS POINT WOULD BE TO EXECUTE A BIN*SM4*DM0*-DF7*SR0(1)
*FOLLOWED BY A BIN*SM4*DM0*DF7*SR0(0)
*FOLLOWED BY A BIN*SM4*DM0*DF7*SR0(1) INSTRUCTION BUT NO ADDITIONAL LOGIC IS TESTED.

*TEST 61 FIVE MICROSTATES (BIN*SM6*DM0*-DF7*SR0(0))
*
* IF FORK A FAILS EXECUTION WILL GO TO STATE D67.00
* WHICH WOULD EXECUTE A SMO*DM6 INSTRUCTION.
*
* BEN14*FEN4 SHOULD NOT FAIL SINCE IT HAS ALREADY BEEN TESTED
*
* ROM FLOW-26,54,141,142,205

TST61: INC R0 ;INCREMENT TEST NUMBER
MOV #STMP1,R5 ;PUT ADDRESS OF STMP1 IN R5
MOV R5,2(R5) ;PUT ADDRESS OF STMP1 IN STMP2
MOV R5,R1 ;PUT ADDRESS OF STMP1 IN R1
SYNC61: NOP
IUT61: BIC 2(R5),R1 ;EXECUTE INSTRUCTION UNDER TEST
TST R1 ;DID R1 GO TO ZERO?
BEQ TST62 ;BRANCH IF YES
TST STMP2 ;DID STMP2 GO TO ZERO?
BNE 1\$;BRANCH IF NO
HALT ;RACE BF1=0 DID NOT GO HIGH ON BIC
;FOR LOOPING CHANGE TO 'BR TST61+2' (762)
1\$: HALT ;INSTRUCTION FAILED
;FOR LOOPING CHANGE TO 'BR TST61+2' (761)

*TEST 62 FIVE MICROSTATES (BIN*SM12*DM12*0/CLASS)
*
* IF FORK A FAILS EXECUTION WILL GO TO D12.01.THIS WOULD CAUSE R5
* TO BE WRITTEN INTO STMP2.
*
* IF FORK C FAILS EXECUTION WOULD GO TO ONE OF THE
* FOLLOWING STATES: D45.80,D30.80,FOP.00,WAT.00, D00.90, AND ASH.20.
* STATE D45.80 WOULD EXECUTE A SM2*DM4 INSTEAD OF SM2*DM1.
* STATE D30.80 WOULD EXECUTE A SM1*DM3.
* STATE FOP.00 WOULD CAUSE A TRAP TO LOCATION 10.
* THIS WILL ONLY HAPPEN IF EITHER IRCC CO RAB03 IS STUCK

```
2818 :* OR IT IS NOT GETTING THRU RA CL RADRO3 OR
2819 :* IRCC FORK C MUX INPUT B0 IS HIGH.
2820 :* THE LA30 PRINTER BUFFER WILL BE SET UP TO GENERATE AN INTERRUPT IN
2821 :* CASE THE TEST FAILS TO THE WAT.00 STATE.
2822 :* STATE D00.90 WILL EXECUTE A DMO INSTEAD OF A DM1.
2823 :* STATE ASH.20 WILL CLEAR THE C BIT.
2824 :*
2825 :* ROM FLOW-22,27,111,155,312
2826 :*****
2827 006166 005200 TST62: INC R0 ;INCREMENT TEST NUMBER
2828 006170 016767 172746 000130 MOV $TPS,3$ ;SETUP ADDRESSES OF TP
2829 006176 016767 172740 000134 MOV $TPS,5$ ;STATUS AND TP BUFFER
2830 006204 016767 172732 000140 MOV $TPS,POINT1+2 ;INCASE THEY ARE NOT
2831 006212 016767 172724 000202 MOV $TPS,$$TPS
2832 006220 016767 172720 000074 MOV $TPB,2$ ;STANDARD ADDRESSES
2833 006226 016767 172712 000100 MOV $TPB,4$
2834 006234 012706 001100 MOV #STACK,SP ;INITIALIZE THE SP
2835 006240 012705 001164 MOV #STMP1,R5 ;PUT ADDRESS OF STMP1 IN R5
2836 006244 012701 001166 MOV #STMP2,R1 ;PUT ADDRESS OF STMP2 IN R1
2837 006250 012702 100000 MOV #BIT15,R2 ;SET SIGN BIT IN R2
2838 006254 010215 MOV R2,(R5) ;SET SIGN BIT IN STMP1
2839 006256 005011 CLR (R1) ;CLEAR STMP2
2840 006260 005002 CLR R2 ;PUT ADDRESS OF LOCATION 0 IN R2
2841 006262 005012 CLR (R2) ;CLEAR LOCATION ZERO
2842 006264 012702 000064 MOV #64,R2 ;PUT ADDRESS OF PRINTER VECTOR IN R2
2843 006270 012704 006350 MOV #POINT1,R4 ;PUT ADDRESS OF POINT1 IN R4
2844 006274 010412 MOV R4,(R2) ;PUT ADDRESS OF POINT1 IN PRINTER VECTOR
2845 006276 012702 177776 MOV #PSW,R2 ;PUT ADDRESS OF PSW IN R2
2846 006302 005767 172572 TST $PASS ;IS THIS PASS ?
2847 006306 001015 BNE SYNC62 ;BRANCH IF NO
2848 006310 012703 000101 MOV #101,R3 ;PUT ASCII FOR 'A' IN R3
2849 006314 012704 000100 MOV #BIT06,R4 ;PUT INTERRUPT ENABLE BIT IN R4
2850 006320 010337 MOV R3,@(PC)+ ;SEND A TO PRINTER
2851 006322 177566 2$: .WORD 177566 ;ADDRESS OF TP BUFFER
2852 006324 105737 1$: TSTB @(PC)+ ;WAIT FOR PRINTER DONE
2853 : ;INCASE DOUBLE BUFFERED
2854 006326 177564 3$: .WORD 177564 ;ADDRESS OF TP STATUS
2855 006330 100375 BPL 1$
2856 006332 010337 MOV R3,@(PC)+ ;SEND SECOND A
2857 006334 177566 4$: .WORD 177566
2858 006336 010437 MOV R4,@(PC)+ ;SET THE INTERRUPT FLG IN TPS
2859 006340 177564 5$: .WORD 177564
2860 006342 SYNC62:
2861 006342 000261 SEC ;SET C TO CATCH FAILURE TO ASH.20
2862 006344 IUT62:
2863 006344 012511 MOV (R5)+,(R1) ;EXECUTE INSTRUCTION UNDER TEST
2864 006346 011202 MOV (R2),R2 ;SAVE PSW IN R2
2865 006350 040437 POINT1: BIC R4,@(PC)+ ;CLEAR THE INTERR FLAG
2866 006352 177564 .WORD 177564
2867 006354 005701 TST R1 ;DID A DMO GET EXECUTED?
2868 006356 100001 BPL 3$ ;BRANCH IF NO
2869 006360 000000 HALT ;IRCC DMO L STUCK LOW
2870 : ;FOR LOOPING CHANGE TO 'BR TST62+2' (703)
2871 006362 005711 3$: TST (R1) ;DID A SM2*DM4 GET EXECUTED?
2872 006364 100401 BMI 5$ ;BRANCH IF NO
2873 006366 000000 HALT ;IRCC C FORK MUX INPUT B1 IS STUCK LOW
```

```
2874  
2875 006370 011104  
2876 006372 020504  
2877 006374 001001  
2878 006376 000000  
2879  
2880 006400 022706 001074  
2881 006404 001001  
2882 006406 000000  
2883  
2884  
2885 006410 005004  
2886 006412 005714  
2887 006414 100001  
2888 006416 000000  
2889  
2890 006420 105737  
2891 006422 177564  
2892 006424 100375  
2893 006426 032702 000001  
2894 006432 001001  
2895 006434 000000  
2896  
2897  
2898  
2899  
2900  
2901  
2902  
2903  
2904  
2905  
2906  
2907  
2908  
2909  
2910  
2911  
2912 006436 005200  
2913 006440 012705 001164  
2914 006444 112715 000377  
2915 006450 012701 001166  
2916 006454 012711 177400  
2917 006460 005201  
2918 006462 000240  
2919 006464  
2920 006464 121115  
2921 006466 001401  
2922 006470 000000  
2923  
2924  
2925  
2926  
2927  
2928  
2929
```

5\$: MOV (R1),R4
CMP R5,R4
BNE 6\$
HALT

6\$: CMP #1074,SP
BNE 2\$
HALT

2\$: CLR R4
TST (R4)
BPL IT
HALT

IT: TSTB @(PC)+
\$STPS: .WORD 177564
BPL IT
BIT #BIT0,R2
BNE TST63
HALT

:FOR LOOPING CHANGE TO 'BR TST62+2' (700)
:GET CONTENTS OF \$TMP2
:DID D12.01 GET EXECUTED?
:BRANCH IF NO
:RACE E29 IS BAD
:FOR LOOPING CHANGE TO 'BR TST62+2' (674)
:DID INSTRUCTION CAUSE WAIT TO OCCUR?
:BRANCH IF NO
:EITHER IRCC DSTMO H IS STUCK LOW OR
:IT IS NOT GETTING THRU RACL RADR05
:FOR LOOPING CHANGE TO 'BR TST62+2' (670)
:PUT ADDR. OF LOCATION ZERO IN R4
:DID A SM1*DM3 GET EXECUTED?
:BRANCH IF NO
:IRCC C FORK MUX INPUT B2 IS STUCK LOW
:FOR LOOPING CHANGE TO 'BR TST62+2' (664)
:IS PRINTER DONE?
:BRANCH IF NO
:DID INSTRUCTION LEAVE C BIT SET?
:BRANCH IF YES
:IRCC C FORK MUX SELECT NOT GOING HIGH(ON (HIP)
:FOR LOOPING CHANGE TO 'BR TST62+2' (655)

*THE LOGICAL FLOW AT THIS POINT WOULD TEST A BIN*SM12*DM12*SRO(0)*DRO(0)
**[TST.B+BIT.B+MP.B] INSTRUCTION BUT NO ADDITIONAL LOGIC WOULD BE TESTED.

*TEST 63 FIVE MICROSTATES (BIN*SM12*DM12*SRO(1)*DRO(0)*CMPB)
*
* THE ONLY THING THAT SHOULD FAIL WOULD BE STATE D12.90(110).
*
* ROM FLOW-21,27,110,175,33

TST63: INC R0 :INCREMENT TEST NUMBER
MOV #TMP1,R5 :PUT ADDRESS OF \$TMP1 IN R5
MOVB #377,(R5) :SET LOW BYTE OF \$TMP1 TO ALL ONE'S
MOV #TMP2,R1 :PUT ADDRESS OF \$TMP2 IN R1
MOV #177400,(R1) :SET HIGH BYTE OF \$TMP2 TO ALL ONES
INC R1 :ADJUST R1 TO \$TMP2 HIGH BYTE

SYNC63: NOP
IUT63: (MPB (R1),R5) :EXECUTE INSTRUCTION UNDER TEST
BEQ TST64 :TEST OK, GO TO NEXT TEST
HALT :STATE D12.90 FAILED
:FOR LOOPING CHANGE TO 'BR TST63+2' (763)

*TEST 64 FIVE MICROSTATES (BIN*SM12*DM4*O/CLASS)
*
* IF FORK C FAILS EXECUTION WILL GO TO D12.80
* WHICH WILL EXECUTE A SM1*DM2 TYPE INSTRUCTION.

2930
2931
2932
2933
2934 006472 005200
2935 006474 012705 001164
2936 006500 010501
2937 006502 005025
2938 006504 012715 100000
2939 006510 000240
2940 006512
2941 006512 011545
2942 006514 022705 001170
2943 006520 001001
2944 006522 000000
2945
2946 006524 005711
2947 006526 100401
2948 006530 000000
2949

```

: * IF THE INSTRUCTION FAILS EITHER D45.80 OR D40.20 FAILED.
: *
: * ROM FLOW-21,27,115,121,157
: *
: * *****
: * ST64: INC R0 ; INCREMENT TEST NUMBER
: * MOV #STMP1,R5 ; PUT ADDRESS OF STMP1 IN R5
: * MOV R5,R1 ; SAVE ADDRESS OF STMP1
: * CLR (R5)+ ; CLEAR STMP1 AND STEP R5 TO STMP2
: * MOV #BIT15,(R5) ; SET SIGN BIT IN STMP2
: * SYNC64: NOP
: * IUT64:
: * MOV (R5),-(R5) ; EXECUTE INSTRUCTION UNDER TEST
: * CMP #STMP2+2,R5 ; DID R5 AUTO INCREMENT?
: * BNE 1$ ; BRANCH IF YES
: * HALT ; IRCC FORK C MUX INPUT B1 STUCK HIGH
: * ; FOR LOOPING CHANGE TO 'BR TST64+2' (764)
: *
: * 1$: TST (R1) ; DID INSTRUCTION WORK?
: * BMI TST65 ; BRANCH IF YES
: * HALT ; EITHER STATE D45.80 OR D40.20 FAILED
: * ; FOR LOOPING CHANGE TO 'BR TST64+2' (764)

```

```

: * .SBTTL
: * *****
: * TEST 65 SIX MICROSTATES (DAC*DM12*ASRB*DR0(1))

```

```

: * NEITHER FORK A NOR BEN15 NOR BEN05*FEN2 SHOULD FAIL
: * SINCE THEY HAVE ALREADY BEEN TESTED.
: *
: * IF FORK B FAILS AFTER D12.30 EXECUTION WILL GO TO
: * ONE OF THE FOLLOWING: RSD.00,D45.00,EXC.00,S45.00,
: * CCP.00,MUL.00,SVC.10,MFP.00 OR DEP.00.
: * RSD.00 WILL CAUSE A TRAP TO LOCATION 10.
: * THIS WILL HAPPEN IF THE B FORK MUX SELECT IS STUCK LOW.
: * IF STATE D45.00 IS ENTERED THE PROCESSOR WILL HANG UP
: * IN A LOOP BETWEEN STATES D45.00 AND D10.30.
: * IF STATE S45.00 IS ENTERED EXECUTION WILL GO TO STATE
: * D12.80 AFTER S13.10 WHICH WILL HANG UP THE PROCESSOR.
: * STATE CCP.00 WOULD SET OR CLEAR THE CONDITION CODES
: * ACCORDING TO IR(4:0).
: * STATE MUL.00 WOULD CAUSE THE DESTINATION OPERAND TO
: * BE MULTIPLIED BY REGISTER 2 AND THE RESULT WOULD BE
: * STORED IN REGISTER 2 AND 3.
: * IF SVC.10 IS ENTERED A TRAP TO 4 WILL OCCUR BECAUSE
: * THE DESTINATION REGISTER IS ODD. THIS WILL ONLY HAPPEN
: * IF EITHER B FORK MUX INPUT B3 OR IRCB B0 RAB00 IS STUCK LOW.
: * IF MFP.00 IS ENTERED AN MFPI INSTRUCTION WILL BE EXECUTED
: * THIS WILL PUSH THE ADDRESS OF 1$ ONTO THE STACK.
: * DEP.00 WILL CAUSE THE PROCESSOR TO HANG IN MICRO ADDRESS
: * 170 WITH THE RUN LIGHT ON.

```

```

: * ROM FLOW-1,175,137,64,123,132
: * *****
: * TST65: INC R0 ; INCREMENT TEST NUMBER
: * MOV #1074,SP ; INITIALIZE THE STACK
: * MOV #STMP1,R5 ; PUT ADDRESS OF STMP1 IN R5
: * MOV #AFTER,R1 ; PUT ADDRESS OF AFTER IN R1
: * MOV R1,(R5) ; STORE IN STMP1

```

2980
2981 006532 005200
2982 006534 012706 001074
2983 006540 012705 001164
2984 006544 012701 006572
2985 006550 010115

2986	006552	005205		INC	R5	:SET R5 TO HIGH BYTE OF \$TMP1
2987	006554	005002		CLR	R2	:ENSURE R2 CLEAR
2988	006556	012703	000001	MOV	#1,R3	:ENSURE R3 NOT CLEAR
2989	006562	012701	177776	MOV	#PSW,R1	:PUT ADDRESS OF PSW IN R1
2990	006566	000264		SEZ		:ENSURE Z BIT SET
2991	006570			SYNC65:		
2992	006570			IUT65:		
2993	006570	106215		ASRB	(R5)	:EXECUTE INSTRUCTION UNDER TEST
2994	006572	011102		AFTER: MOV	(R1),R2	:SAVE PSW
2995	006574	010567	172354	MOV	R5,\$REGO	:SAVE R5
2996	006600	005703		TST	R3	:DID MULTIPLY OCCUR & CLEAR R3?
2997	006602	C,1001		BNE	3\$:BRANCH IF NO
2998	006604	000000		HALT		:B FORK MUX INPUT B1 STUCK HIGH
2999						:FOR LOOPING CHANGE TO 'BR TST65+2' (753)
3000	006606	012701	006572	3\$: MOV	#AFTER,R1	:PUT ADDRESS OF 1\$ IN R1
3001	006612	000301		SWAB	R1	:REVERSE BYTES
3002	006614	106001		RORB	R1	:MAKE IT LOOK LIKE EXC.00 WAS ENTERED
3003	006616	012703	001164	MOV	#\$TMP1,R3	:PUT ADDRESS OF \$TMP1 IN R3
3004	006622	020113		CMP	R1,(R3)	:DID EXC.00 GET ENTERED?
3005	006624	001001		BNE	4\$:BRANCH IF NO
3006	006626	000000		HALT		:IRCB OBD(ASRB OR RORB) STUCK HIGH
3007						:FOR LOOPING CHANGE TO 'BR TST65+2' (742)
3008	006630	022716	006572	4\$: CMP	#AFTER,(SP)	:DID MFP.00 EXECUTE?
3009	006634	001001		BNE	5\$:BRANCH IF NO
3010	006636	000000		HALT		:B FORK MUX INPUT B2 STUCK LOW
3011						:FOR LOOPING CHANGE TO 'BR TST65+2' (736)
3012	006640	032702	000004	5\$: BIT	#4,R2	:DID CCP.00 EXECUTE?
3013	006644	001401		BEQ	6\$:BRANCH IF NO
3014	006646	000000		HALT		:IRCC B0 RAB04 NOT GETTING THRU RACL RADR54
3015						:FOR LOOPING CHANGE TO 'BR TST65+2' (732)
3016	006650	012701	006572	6\$: MOV	#AFTER,R1	:GET ADDRESS OF AFTER
3017	006654	010105		MOV	R1,R5	:SAVE R1
3018	006656	006001		ROR	R1	:RIGHT SHIFT R1 WITHOUT USING ASR
3019	006660	042701	000377	BIC	#377,R1	:CLEAR LOWER BYTE OF R1
3020	006664	042705	177400	BIC	#177400,R5	:CLEAR UPPER BYTE OF R5
3021	006670	050501		BIS	R5,R1	:MAKE LOWER BYTE OF R10W
3022						:BYTE OF DST. OPERAND
3023	006672	020167	172266	CMP	R1,\$TMP1	:DID DESTINATION GET ASR'D PROPERLY?
3024	006676	001401		BEQ	TST66	:BRANCH IF YES
3025	006700	000000		HALT		:EITHER SHR.00 OR SHR.10 FAILED
3026						:FOR LOOPING CHANGE TO 'BR TST65+2' (715)
3027						

*TEST 66 SIX MICROSTATES (DAC*DM12*RORB*DR0(1))

* THIS TEST IS THE SAME AS THE LAST ONE EXCEPT A RORB IS USED INSTEAD OF AN ASRB.

* FORK B WILL ONLY FAIL IF IRCB E36(13) IS STUCK HIGH WHICH WILL CAUSE EXECUTION TO GO TO EXC.00.

* ROM FLOW-2,175,137,64,123,132

3038	006702	005200		TST66: INC	R0	:INCREMENT TEST NUMBER
3039	006704	012705	001164	MOV	#\$TMP1,R5	:PUT ADDRESS OF \$TMP1 HIGH BYTE IN R5
3040	006710	112725	000100	MOVB	#100,(R5)+	:SET BIT 6 IN LOW BYTE OF \$TMP1
3041	006714	112715	000200	MOVB	#200,(R5)	:SET SIGN BIT IN HIGH BYTE OF \$TMP1

3042 006720 000240
3043 006722
3044 006722 106025
3045 006724 022745 040100
3046 006730 001401
3047 006732 000000

SYNC66: NOP
IUT66: RORB (R5)+ ;EXECUTE INSTRUCTION UNDER TEST
CMP #40100,-(R5) ;DID INSTRUCTION WORK?
BEQ TST67 ;BRANCH IF YES
HALT ;IRCB E36(13) NOT GOING LOW ON RORB
;FOR LOOPING CHANGE TO 'BR TST66+2' (764)

3048
3049
3050
3051
3052
3053
3054
3055
3056
3057
3058
3059
3060
3061
3062
3063
3064
3065
3066
3067
3068
3069
3070
3071
3072
3073
3074
3075
3076
3077
3078
3079
3080
3081
3082
3083
3084
3085
3086
3087
3088
3089
3090
3091
3092
3093
3094
3095
3096
3097

*THE LOGICAL FLOW AT THIS POINT WOULD TEST A DAC*DM3*[TST.B+BIT.B+(CMP.B)]*DR0(0)
*FOLLOWED BY A DAC*DM4*P/(CLASS*DR0(0) INSTRUCTION BUT NO ADDITIONAL LOGIC
*IS TESTED

*TEST 67 SIX MICROSTATES (DAC*DM6*XOR*DR0(0))
*
* IF FORK A FAILS EXECUTION WILL GO TO RSD.00 CAUSING A TRAP TO 10.
* THIS SHOULD ONLY HAPPEN IF RACE E35(1) IS BAD.
*
* IF THE INSTRUCTION DOESN'T WORK IT WILL HALT IN THIS TEST.
*
* ROM FLOW-6,251,122,177,31,132

TST67: INC R0 ;INCREMENT TEST NUMBER
CLR R4 ;SETUP R4
COM R4 ;SET ALL BITS IN R4
MOV R4,\$STMP1 ;SET ALL BITS IN \$STMP1
SYNC67: NOP
IUT67: XOR R4,\$STMP1 ;EXECUTE INSTRUCTION UNDER TEST
TST \$STMP1 ;DID \$STMP1 CLEAR?
BEQ TST70 ;BRANCH IF YES
HALT ;INSTRUCTION FAILED
;FOR LOOPING CHANGE TO 'BR TST67+2' (765)

*THE LOGICAL SEQUENCE WOULD TEST A DAC*DM6*[TST.B+BIT.B+(CMP.B)]*DR0(0) BUT ALL
*THE LOGIC HAS BEEN TESTED.

*TEST 70 SIX MICROSTATES (NEG.B*DM12*DR0(0))
*
* NEITHER FORK A NOR BGN15 SHOULD FAIL.
*
* IF FORK B FAILS EXECUTION WILL GO TO RSD.00 CAUSING

3098
3099
3100
3101
3102
3103
3104 006764 005200
3105 006766 005067 172172
3106 006772 005267 172166
3107 006776 012705 001164
3108 007002 000240
3109 007004
3110 007004 005415
3111 007006 022715 177777
3112 007012 001411
3113 007014 022715 177776
3114 007020 001001
3115 007022 000000
3116
3117
3118
3119 007024 022715 000001
3120 007030 001001
3121 007032 000000
3122
3123 007034
3124 007034 000000
3125
3126 007036 000264
3127 007040 005415
3128 007042 001001
3129 007044 000000

*** A TRAP TO LOCATION 10 OR EXC.00.
*** RSD.00 SHOULD ONLY OCCUR IF THE B FORK MUX
*** STROBE IS BEING HELD LOW(CHIP FAILURE).

*** ROM FLOW-1,175,67,271,163,132

TST70: INC R0 ;INCREMENT TEST NUMBER
CLR \$TMP1 ;ENSURE \$TMP1 CLEAR
INC \$TMP1 ;PUT 1 IN \$TMP1
MOV # \$TMP1,R5 ;PUT ADDRESS OF \$TMP1 IN R5
SYNC70: NOP
IUT70:
NEG (R5) ;EXECUTE INSTRUCTION UNDER TEST
CMP #177777,(R5) ;DID \$TMP1 NEGATE?
BEQ 3\$;BRANCH IF YES
CMP #177776,(R5) ;DID \$TMP1 COMPLEMENT?
BNE 1\$;BRANCH IF NO
HALT ;EITHER STATE NEG.10 FAILED
;OR FORK B FAILED. IRCB NEG.B H
;IS STUCK HIGH.
;FOR LOOPING CHANGE TO 'BR TST70+2' (761)
1\$: CMP #1,(R5) ;DID \$TMP1 STAY THE SAME?
BNE 2\$;BRANCH IF NO
HALT ;\$TMP1 DID NOT GET LOADED
;FOR LOOPING CHANGE TO 'BR TST70+2' (755)
2\$: HALT ;INSTRUCTION FAILED
;FOR LOOPING CHANGE TO 'BR TST70+2' (754)
3\$: SEZ ;ENSURE Z SET
NEG (R5) ;EXECUTE INSTRUCTION UNDER TEST
BNE TST71 ;CC'S OK
HALT ;STATE NEG.10 BAD
;FOR LOOPING CHANGE TO 'BR TST70+2' (750)

*THE LOGICAL SEQUENCE WOULD NEXT EXECUTE A JMP*DM3 BUT NO
*ADDITIONAL LOGIC IS TESTED.

3130
3131
3132
3133
3134
3135
3136
3137
3138
3139
3140
3141
3142
3143
3144
3145
3146
3147
3148
3149
3150
3151 007046 005200
3152 007050 012705 001164
3153 007054 012715 007064

*TEST 71 SIX MICROSTATES (BIN*SM3*DM0*-DF7*SRO(0))

*** FORK A SHOULD NOT FAIL.

*** IF BEN14*FEN4 FAILS EXECUTION WILL GO TO D00.90. THIS
*** WILL CAUSE A SM2 TO BE EXECUTED. THIS SHOULD ONLY
*** HAPPEN IF IRCC SM357 IS STUCK LOW OR NOT GETTING THRU RA CL E70.

*** ROM FLOW-22,27,317,143,146,205

TST71: INC R0 ;INCREMENT TEST NUMBER
MOV # \$TMP1,R5 ;PUT ADDRESS OF \$TMP1 IN R5
MOV #POINT2,(R5) ;PUT ADDRESS OF POINT2 IN \$TMP1

3154 007060 000240
3155 007062
3156 007062 013501
3157 007064 026701 177774
3158 007070 001405
3159 007072 022701 007064
3160 007076 001001
3161 007100 000000

SYNC71: NOP
IUT71:
POINT2: MCV @ (R5)+,R1 ;EXECUTE INSTRUCTION UNDER TEST
CMP POINT2,R1 ;DID R1 GET CORRECT DATA?
BEQ TST72 ;BRANCH IF YES
CMP #POINT2,R1 ;DID A SM2 GET EXECUTED?
BNE ?\$;BRANCH IF NO
HALT ;EITHER IRCC SM357 STUCK LOW
;OR NOT GETTING THRU RA CL E70
;FOR LOOPING CHANGE TO 'BR TST71+2' (763)
2\$:
HALT ;EITHER S13.20 OR S13.30 OR S13.40 FAILED
;FOR LOOPING CHANGE TO 'BR TST71+2' (762)

3162
3163
3164 007102
3165 007102 000000
3166
3167
3168
3169

*THE LOGICAL SEQUENCE WOULD NEXT TEST A BIN*SM6*DM0*DF7*SR0(1), THEN A BIN*SM12*
*DM12*SR0(0)*DR0(1)*[TST.B+BIT.B+CMP.B] THEN A BIN*SM12*DM12*SR0(0)*
*DR0(0)*P/CLASS THEN A BIN*SM12*DM12*SR0(1)*DR0(1)*[TST.B+BIT.B+CMP.B]
*THEN A BIN*SM12*DM12*SR0(1)*DR0(0)*P/CLASS AND THEN A BIN*SM12*DM4*
*SR0(0)*DR0(0)*[TST.B+BIT.B+CMP.B] INSTRUCTION, BUT NO ADDITIONAL LOGIC
*IS TESTED.

3170
3171
3172
3173
3174
3175
3176
3177
3178
3179
3180
3181
3182
3183
3184
3185
3186
3187
3188
3189

*TEST 72 SIX MICROSTATES (BIN*SM12*DM4*SR0(1)*DR0(0)*CMPB)
*
* A FAILURE WILL ONLY OCCUR IF STATE D45.90 FAILS.
*
* IF THE DST REG. DOES NOT DECREMENT STATE D45.90 IS BAD.
* IF THE CONDITION CODES ARE BAD THEN STATE D40.30
* PROBABLY DID NOT SWAP THE BYTES OF THE SRC OPERAND.
*
* ROM FLOW-1,27,114,131,177,33

3190 007104 005200
3191 007106 012705 100000
3192 007112 010567 172046
3193 007116 012701 001166
3194 007122 010105
3195 007124 112721 000200
3196 007130 105011
3197 007132 005305
3198 007134 000240
3199 007136

TST72: INC R0 ;INCREMENT TEST NUMBER
MOV #BIT15,R5 ;SET SIGN BIT IN R5
MOV R5,\$TMP1 ;SET SIGN BIT IN \$TMP1
MOV # \$TMP2,R1 ;PUT ADDRESS OF \$TMP2 IN R1
MOV R1,R5 ;PUT ADDRESS OF \$TMP2 IN R5
MOVB #BIT7,(R1)+ ;SET LOW BYTE SIGN IN \$TMP2 & STEP R1
CLRB (R1) ;ENSURE \$TMP2 HIGH BYTE CLEAR
DEC R5 ;ADJUST R5 TO POINT AT \$TMP1 HIGH BYTE

3200 007136 121541
3201 007140 001405
3202 007142 020127 001166
3203 007146 001001
3204 007150 000000
3205
3206 007152
3207 007152 000000
3208
3209

SYNC72: NOP
IUT72:
CMPB (R5)-,(R1) ;EXECUTE INSTRUCTION UNDER TEST
BEQ TST73 ;TEST OK, GO TO NEXT TEST
CMP R1,#\$TMP2 ;DID R1 DECREMENT?
BNE 1\$;BRANCH IF YES
HALT ;STATE D45.90 DID NOT DECREMENT
;FOR LOOPING CHANGE TO 'BR TST72+2' (756)
1\$:
HALT ;INSTRUCTION FAILED
;FOR LOOPING CHANGE TO 'BR TST72+2' (755)

```
3210  
3211  
3212  
3213  
3214  
3215  
3216  
3217  
3218  
3219  
3220  
3221  
3222  
3223  
3224  
3225  
3226  
3227  
3228  
3229  
3230  
3231 007154 005200  
3232 007156 012705 100000  
3233 007162 012701 001166  
3234 007166 010167 171772  
3235 007172 005011  
3236 007174 000240  
3237 007176  
3238 007176 010551  
3239 007200 005767 171762  
3240 007204 100405  
3241 007206 020567 171752  
3242 007212 001001  
3243 007214 000000  
3244  
3245  
3246 007216  
3247 007216 000000  
3248  
3249  
3250  
3251  
3252  
3253  
3254  
3255  
3256  
3257  
3258  
3259  
3260  
3261  
3262  
3263  
3264  
3265
```

```
*****  
*THE LOGICAL FLOW WOULD NEXT TEST A BIN*SM4*DM12*SR0(0)*DR0(0)*O/CLASS  
*THEN A BIN*SM4*DM12*SR0(0)*DR0(0)*[TST.B+BIT.B+CMP.B] THEN A BIN*SM4*  
*DM12*SR0(1)*DR0(0)*[TST.B+BIT.B+CMP.B] THEN A BIN*SM4*DM4*SR0(0)*DR0(0)*  
*O/CLASS INSTRUCTION, BUT NO ADDITIONAL LOGIC IS TESTED.  
*****  
*****  
*TEST 73      SIX  MICROSTATES (DAC*DM5*DR0(0)*O/CLASS)  
*  
*      FORK A SHOULD NOT FAIL.  
*  
*      IF IRCD DM357 IS STUCK LOW OR NOT GETTING THRU  
*      TO RACK E51 A DM4 WILL BE EXECUTED.  
*      IF STATE D10.00 OR D10.10 FAIL TO FETCH THE DEFERED ADDRESS  
*      THE SOURCE WILL BE STORED IN THE DESTINATION.  
*  
*      ROM FLOW-5,162,231,33,311,157  
*****  
TST73:  INC      R0          ;INCREMENT TEST NUMBER  
        MOV      #BIT15,R5   ;SET SIGN BIT IN R5  
        MOV      #STMP2,R1   ;PUT ADDRESS OF STMP2 IN R1  
        MOV      R1,STMP1    ;PUT ADDRESS OF STMP2 IN STMP1  
        CLR      (R1)        ;ENSURE STMP2 CLEAR  
SYNC73: NOP  
IUT73:  MOV      R5,@-(R1)   ;EXECUTE INSTRUCTION UNDER TEST  
        TST      STMP2       ;DID SIGN BIT GET SET IN STMP2?  
        BMI     TST74        ;BRANCH IF YES  
        CMP      R5,STMP1    ;DID MODE 4 GET EXECUTED?  
        BNE     1$           ;EITHER IRCD DM357 IS NOT GOING LOW  
        HALT                    ;OR NOT GETTING THRU TO RACK E51  
1$:     HALT                    ;FOR LOOPING CHANGE TO 'BR TST73+2' (760)  
        HALT                    ;INSTRUCTION FAILED  
        HALT                    ;FOR LOOPING CHANGE TO 'BR TST73+2' (757)  
*****  
*THE LOGICAL SEQUENCE WOULD NEXT TEST A DAC*DM3*DR0(0)*P/CLASS THEN A  
*DAC*DM3*DR0(1)*[TST.B+BIT.B+CMP.B] THEN A DAC*DM4*DR0(1)*[ASRB+  
*RORB] THEN A DAC*DM5*DR0(0)*[TST.B+BIT.B+CMP.B] THEN A DAC*DM6*  
*DR0(1)*P/CLASS INSTRUCTION, BUT NO ADDITIONAL LOGIC IS TESTED.  
*****  
*****  
      .SBTTL  
*****  
*TEST 74      SEVEN MICROSTATES (DAC*DM7*O/CLASS)  
*  
*      FORK A SHOULD NOT FAIL.  
*  
*      IF IRCD DM357 DOES NOT GO HIGH A DM6 WILL BE EXECUTED.
```

3266
 3267
 3268
 3269
 3270
 3271 007220 005200
 3272 007222 012705 001166
 3273 007226 010567 171732
 3274 007232 012701 001162
 3275 007236 012702 100000
 3276 007242 005067 171720
 3277 007246 000240
 3278 007250
 3279 007250 010271 000002
 3280 007254 005767 171706
 3281 007260 100405
 3282 007262 020267 171676
 3283 007266 001001
 3284 007270 000000
 3285
 3286 007272
 3287 007272 000000
 3288
 3289
 3290
 3291
 3292
 3293
 3294
 3295
 3296
 3297
 3298
 3299
 3300
 3301
 3302
 3303
 3304
 3305
 3306
 3307
 3308
 3309
 3310
 3311
 3312
 3313 007274 005200
 3314 007276 012706 001076
 3315 007302 012705 007322
 3316 007306 C10701
 3317 007310
 3318 007310 000277
 3319 007312
 3320 007312 004125
 3321 007314 100001

```

: *
: * ALL OTHER LOGIC HAS BEEN TESTED.
: *
: * ROM FLOW-7,251,162,231,233,311,157
: *****
TST74: INC R0 ; INCREMENT TEST NUMBER
        MOV #STMP2,R5 ; PUT ADDRESS OF STMP2 IN R5
        MOV R5,STMP1 ; PUT ADDRESS OF STMP2 IN STMP1
        MOV #STMP0,R1 ; PUT ADDRESS OF STMP0 IN R1
        MOV #BIT15,R2 ; SET SIGN BIT IN R2
        CLR STMP2 ; ENSURE STMP2 CLEAR
SYNC74: NOP
IUT74: MOV R2,a2(R1) ; EXECUTE INSTRUCTION UNDER TEST
        TST STMP2 ; DID STMP2 GET SIGN BIT SET?
        BMI TST75 ; BRANCH IF YES
        CMP R2,STMP1 ; DID DM6 GET EXECUTED?
        BNE 1$ ; BRANCH IF NO
        HALT ; IRCD DM357 DID NOT GO HIGH
                ; FOR LOOPING CHANGE TO 'BR TST74+2' (754)
1$: HALT ; INSTRUCTION FAILED
                ; FOR LOOPING CHANGE TO 'BR TST74+2' (753)
: *****
: *THE LOGICAL SEQUENCE WOULD NEXT TEST A NEG.B*DM12*DR0(1) THEN A NEG.B*DM4*DR0(0)
: *THEN A JMP*DM5 INSTRUCTION, BUT NO ADDITIONAL LOGIC IS TESTED.
: *****
: *****
: *TEST 75 SEVEN MICROSTATES (JSR*DM12)
: *
: * IF FORK A FAILS EXECUTION WILL GO TO RSD.00 CAUSING A TRAP TO LOCATION 10.
: * THIS WILL ONLY OCCUR IF RACE JMP+JSR+SWAB DGFS NOT GO HIGH.
: *
: * IF EITHER IRCB IR(14:9)04 DOES NOT GO LOW OR E63 IS BAD
: * EXECUTION WILL GO FROM D12.10 TO EXC.00.
: * IF IRCB E63 IS BAD (PIN 10 OR 485 FLOATING) EXECUTION WILL
: * GO TO RSD.00 CAUSING A TRAP TO LOCATION 10. THIS FAILURE
: * WOULD INCREMENT THE DST REG. BEFORE THE TRAP.
: *
: * IF THE INSTRUCTION FAILS THEN ONE OF THE JSR STATES FAILED.
: *
: * ROM FLOW-2,135,34,201,274,275,32
: *****
TST75: INC R0 ; INC TST NUMBER
        MOV #1076,SP ; INITIALIZE SP
        MOV #T67,R5 ; PUT ADDRESS OF T67A IN R5
        MOV PC,R1 ; PUT RANDOM NUMBER IN R1
SYNC75:
T67A: SCC ; ENSURE ALL CC'S SET
IUT75:
T67B: JSR R1,(R5)+ ; EXECUTE INSTRUCTION UNDER TEST
        BPL T67C ; BRANCH IF N CLEARED

```

```
3322 007316 000000          HALT          ;PCB DID NOT LOAD
3323                                     ;FOR LOOPING CHANGE TO 'BR TST75+2' (767)
3324 007320          T67C:          HALT          ;FORK B FAILED TO EXC.00(SEE ABOVE)
3325 007320 000000          HALT          ;FOR LOOPING CHANGE TO 'BR TST75+2' (766)
3326                                     ;DID R1 GET STACKED?
3327 007322 022716 007310  T67:    CMP      #T67A,(SP) ;BRANCH IF YES
3328 007326 001401          BEQ      4$          ;REGISTER DID NOT GET STACKED
3329 007330 000000          HALT          ;FOR LOOPING CHANGE TO 'BR TST75+2' (762)
3330                                     ;DID R1 GET LOADED?
3331 007332 022701 007314  4$:    CMP      #T67B,R1 ;BRANCH IF YES
3332 007336 001401          BEQ      5$          ;REGISTER DID NOT LOAD
3333 007340 000000          HALT          ;FOR LOOPING CHANGE TO 'BR TST75+2' (756)
3334                                     ;DID SP GET DECREMENTED?
3335 007342 022706 007314  5$:    CMP      #1074,SP ;BRANCH IF YES
3336 007346 001401          BEQ      TST76 ;SP DID NOT DECREMENT
3337 007350 000000          HALT          ;FOR LOOPING CHANGE TO 'BR TST75+2' (752)
3338
3339
3340
3341
3342
3343
3344
3345
3346
3347
3348
3349
3350
3351
3352
3353
3354
3355
3356
3357
3358
3359 007352 005200          TST76: INC      R0          ;INCREMENT TEST NUMBER
3360 007354 012705 001166  MOV      #STMP2,R5 ;PUT ADDRESS OF STMP2 IN R5
3361 007360 010567 171600  MOV      R5,STMP1 ;PUT ADDRESS OF STMP2 IN STMP1
3362 007364 012715 100000  MOV      #BIT15,(R5) ;SET SIGN BIT IN STMP2
3363 007370 005001          CLR      R1          ;ENSURE R1 CLEAR
3364 007372 000240          SYNC76: NOP
3365 007374          IUT76:
3366 007374 015501          MOV      @-(R5),R1 ;EXECUTE INSTRUCTION UNDER TEST
3367 007376 022701 100000  CMP      #BIT15,R1 ;DID INSTRUCTION WORK?
3368 007402 001405          BEQ      TST77 ;BRANCH IF YES
3369 007404 020167 171554  CMP      R1,STMP1 ;DID MODE 4 EXECUTE?
3370 007410 001001          BNE     1$          ;BRANCH IF NO
3371 007412 000000          HALT          ;EITHER IRCC SRCM5 NOT GOING LOW OR IRCC E28 BAD
3372                                     ;FOR LOOPING CHANGE TO 'BR TST76+2' (760)
3373 007414          1$:
3374 007414 000000          HALT          ;INSTRUCTION FAILED
3375                                     ;FOR LOOPING CHANGE TO 'BR TST76+2' (757)
3376
3377
```

```
*****
*THE LOGICAL SEQUENCE WOULD NEXT EXECUTE A BIN*SM3*DM0*-DF7*SRO(1) THEN
*A BIN*SM3*DM0*DF7*SRO(0) THEN A BIN*SM3*DM0*DF7*SRO(1) INSTRUCTION,
* BUT NO ADDITIONAL LOGIC IS TESTED.
*****
```

```
*****
*TEST 76 SEVEN MICROSTATES (BIN*SM5*DM0*-DF7*SRO(0))
*
* FORK A SHOULD NOT FAIL.
*
* IF BEN14*FEN4 FAILS EXECUTION WILL GO TO D00.90
* CAUSING A SM4 INSTRUCTION TO BE EXECUTED. THIS WILL ONLY
* OCCUR IF EITHER IRCC SRCM5 DOES NOT GO LOW OR IF IRCC E28 IS BAD.
*
* ROM FLOW-24,23,27,317,143,146,205
*****
```

```
TST76: INC      R0          ;INCREMENT TEST NUMBER
MOV      #STMP2,R5 ;PUT ADDRESS OF STMP2 IN R5
MOV      R5,STMP1 ;PUT ADDRESS OF STMP2 IN STMP1
MOV      #BIT15,(R5) ;SET SIGN BIT IN STMP2
CLR      R1          ;ENSURE R1 CLEAR
SYNC76: NOP
IUT76:
MOV      @-(R5),R1 ;EXECUTE INSTRUCTION UNDER TEST
CMP      #BIT15,R1 ;DID INSTRUCTION WORK?
BEQ      TST77 ;BRANCH IF YES
CMP      R1,STMP1 ;DID MODE 4 EXECUTE?
BNE     1$          ;BRANCH IF NO
HALT          ;EITHER IRCC SRCM5 NOT GOING LOW OR IRCC E28 BAD
;FOR LOOPING CHANGE TO 'BR TST76+2' (760)
1$:
HALT          ;INSTRUCTION FAILED
;FOR LOOPING CHANGE TO 'BR TST76+2' (757)
```

```
*****
```

3378
3379
3380
3381
3382
3383
3384
3385
3386
3387
3388
3389
3390
3391
3392
3393
3394 007416 005200
3395 007420 005067 171542
3396 007424 012705 001164
3397 007430 012715 001166
3398 007434 000240
3399 007436
3400 007436 011535
3401 007440 024515
3402 007442 001405
3403 007444 022745 001166
3404 007450 001001
3405 007452 000000
3406
3407
3408 007454
3409 007454 000000
3410
3411
3412
3413
3414
3415
3416
3417
3418
3419
3420
3421
3422
3423
3424
3425
3426
3427
3428
3429
3430
3431
3432
3433

:*THE LOGICAL SEQUENCE WOULD NEXT EXECUTE A BIN*SM12*DM12*SR0(0)*DR0(1)*
:*P/CLASS THEN A BIN*SM12*DM12*SR0(1)*DR0(1)P/CLASS INSTRUCTION, BUT
:*NO ADDITIONAL LOGIC IS TESTED.
:*****
:*****
:*TEST 77 SEVEN MICROSTATES (BIN**SM12*DM3*0/CLASS)
:*
:* IF IRCC C FORK MUX INPUT B2 IS NOT GOING LOW OR IRCC E40
:* IS BAD A DM2 WILL BE EXECUTED.
:*
:* THE ONLY OTHER POSSIBLE FAILURE IS STATE D30.80.
:*
:* ROM FLOW-21,27,113,221,233,311,157
:*****
TST77: INC R0 ;INCREMENT TEST NUMBER
CLR \$TMP2 ;ENSURE \$TMP2 CLEAR
MOV #\$TMP1,R5 ;PUT ADDRESS OF \$TMP1 IN R5
MOV #\$TMP2,(R5) ;PUT ADDRESS OF \$TMP2 IN \$TMP1
SYNC77: NOP
IUT77: MOV (R5),@ (R5)+ ;EXECUTE INSTRUCTION UNDER TEST
CMP -(R5),(R5) ;DID INSTRUCTION WORK?
BEQ TST100 ;BRANCH IF YFS
CMP #\$TMP2,-(R5) ;DID DM2 GET EXECUTED?
BNE 1\$;BRANCH IF NO
HALT ;EITHER C FORK MUX INPUT B2
 ;NOT GOING LOW OR IRCC E40 BAD
 ;FOR LOOPING CHANGE TO 'BR TST77+2' (76)
1\$: HALT ;INSTRUCTION FAILED
 ;FOR LOOPING CHANGE TO 'BR TST77+2' (76)
:*****
:*THE LOGICAL SEQUENCE WOULD NEXT TEST A BIN*SM12*DM4*SR0(0)*DR0(0)*
:*P/CLASS FOLLOWED BY A BIN*SM12*DM4*SR0(0)*DR0(1)*[TST.B BIT.B+CMP.B]
:*FOLLOWED BY A BIN*SM12*DM4*SR0(1)*DR0(0)*P/CLASS FOLLOWED BY A
:*BIN*SM12*DM4*SR0(1)*DR0(1)*[TST.B+BIT.B+CMP.B] INSTRUCTION, BUT NO
:*ADDITIONAL LOGIC IS TESTED.
:*****
:*****
:*TEST 100 SEVEN MICROSTATES (BIN*SM12*DM6*0/CLASS)
:*
:* IF FORK C FAILS EXECUTION WILL GO TO D45.90 AND A
:* DM4 WILL BE EXECUTED. THIS WILL ONLY HAPPEN IF IRCC E39 PIN 5
:* IS NOT GOING LOW. THIS WILL CAUSE AN RTI SINCE THE LOCATION
:* FOLLOWING THE INSTRUCTION CONTAINS 000002.
:*
:* THE ONLY OTHER FAILURE WOULD BE CAUSED BY STATE D67.80 BEING BAD.
:*
:* ROM FLOW-21,27,117,6,251,122,157
:*****

```
3434 007456 005200          TST100: INC      R0          ;INCREMENT TEST NUMBER
3435 007460 012706 001076    MOV      #1076,SP        ;INITIALIZE THE SP
3436 007464 012746 000340    MOV      #PR7,-(SP)     ;PUT PRIORITY LEVEL 7 ON STACK
3437 007470 012746 007526    MOV      #T73,-(SP)    ;PUT ADDRESS OF T73 ON STACK
3438 007474 005067 171466    CLR      $TMP2         ;ENSURE $TMP2 CLEAR
3439 007500 012705 001164    MOV      #$TMP1,R5     ;PUT ADDRESS OF $TMP1 IN R5
3440 007504 012715 100000    MOV      #BIT15,(R5)   ;SET SIGN BIT IN $TMP1
3441 007510 000240          SYN100: NOP
3442 007512          IUT100:
3443 007512 011565 000002    MOV      (R5),2(R5)    ;EXECUTE INSTRUCTION UNDER TEST
3444 007516 005767 171444    TST     $TMP2         ;DID INSTRUCTION WORK?
3445 007522 100402          BMI     TST101        ;:BRANCH IF YES
3446 007524 000000          HALT                 ;INSTRUCTION FAILED
3447                                     ;FOR LOOPING CHANGE TO 'BR TST100+2' (755)
3448 007526          T73:
3449 007526 000000          HALT                 ;IRCC E39(5) IS NOT GOING LOW
3450                                     ;FOR LOOPING CHANGE TO 'BR TST100+2' (754)
3451
3452
3453
3454
3455
3456
3457
3458
3459
3460
3461
3462
3463
3464
3465
3466
3467
3468
3469
3470
3471
3472 007530 005200          .SBTTL
3473 007532 012767 001164 171426 ;*****
3474 007540 012767 100000 171416 ;*TEST 101      EIGHT MICROSTATES (BIN*SM7*DM0*-DF7*SR0(0))
3475 007546 012705 001164          ;*
3476 007552 005001          ;*   FORK A SHOULD NOT FAIL.
3477 007554 000240          ;*
3478 007556          ;*   IF FEN4*BEN14 FAILS EXECUTION WILL GO TO D00.90 CAUSING
3479 007556 017501 000002    ;*   A SM6 TO BE EXECUTED. THIS WILL ONLY HAPPEN IF EITHER
3480 007562 005701          ;*   IRCC SRCM7 DOES NOT GO LOW OR IF IRCC E28(1) IS BAD.
3481 007564 100405          ;*
3482 007566 022701 001164    ;*   ROM FLOW-26,54,141,142,317,143,146,205
3483 007572 001001          ;*   *****
3484 007574 000000          TST101: INC      R0          ;INCREMENT TEST NUMBER
3485                                     MOV      #$TMP1,$TMP2   ;PUT ADDRESS OF $TMP1 IN $TMP2
3486 007576          MOV      #BIT15,$TMP1   ;SET SIGN BIT IN $TMP1
3487 007576 000000          MOV      #$TMP1,R5     ;PUT ADDRESS OF $TMP1 IN R5
3488                                     CLR      R1            ;ENSURE R1 CLEAR
3489                                     SYN101: NOP
3490          IUT101:
3491          MOV      @2(R5),R1 ;EXECUTE INSTRUCTION UNDER TEST
3492          TST     R1        ;DID R1 GET SIGN BIT SET?
3493          BMI     TST102   ;:BRANCH IF YES
3494          CMP     #$TMP1,R1 ;DID SRCM6 GET EXECUTED?
3495          BNE     1$       ;BRANCH IF NO
3496          HALT          ;EITHER IRCC SRCM7 DOES NOT GO LOW OR IRCC E28 BAD
3497                                     ;FOR LOOPING CHANGE TO 'BR TST101+2' (756)
3498          $:
3499          HALT          ;INSTRUCTION FAILED
3500                                     ;FOR LOOPING CHANGE TO 'BR TST101+2' (755)
```

3490
3491
3492
3493
3494
3495
3496
3497
3498
3499
3500
3501
3502
3503
3504
3505 007600 005200
3506 007602 012767 001166 171354
3507 007610 012767 000377 171350
3508 007616 012767 177400 171336
3509 007624 012705 001163
3510 007630 012701 001164
3511 007634 000240
3512 007636
3513 007636 121531
3514 007640 001401
3515 007642 000000
3516
3517
3518
3519
3520
3521
3522
3523
3524
3525
3526
3527
3528
3529
3530
3531
3532
3533 007644 005200
3534 007646 012767 177400 171310
3535 007654 012705 001165
3536 007660 012767 000377 171300
3537 007666 000240
3538 007670
3539 007670 121567 171272
3540 007674 001401
3541 007676 000000
3542
3543
3544
3545

*THE LOGICAL SEQUENCE WOULD NEXT TEST A BIN*SM12*DM3*SR0(0)*DR0(0)*[TST.B+
*BIT.B+CMP.B] BUT NO ADDITIONAL LOGIC IS TESTED.

*TEST 102 EIGHT MICROSTATES (BIN*SM12*DM3*SR0(1)*DR0(0)*CMPB)
*
* THE ONLY POSSIBLE FAILURE WOULD BE IN STATE D30.90
* SINCE ALL THE OTHER LOGIC HAS BEEN TESTED.
*
* ROM FLOW-21,27,112,221,233,311,177,33

TST102: INC R0 ; INCREMENT TEST NUMBER
MOV #STMP2,\$STMP1 ; PUT ADDRESS OF STMP2 IN STMP1
MOV #377,\$STMP2 ; SET LOW BYTE OF STMP2 TO ALL ONES
MOV #177400,\$STMP0 ; SET HIGH BYTE OF STMP0 TO ALL ONES
MOV #STMP0+1,R5 ; PUT ADDRESS OF STMP0 HIGH BYTE IN R5
MOV #STMP1,R1 ; PUT ADDRESS OF STMP1 IN R1
SYN102: NOP
IUT102: CMPB (R5),@ (R1)+ ; EXECUTE INSTRUCTION UNDER TEST
BEQ TST103 ; BRANCH IF TEST OK
HALT ; STATE D30.90 FAILED
; FOR LOOPING CHANGE TO 'BR TST102+2' (/57)

*THE LOGICAL SEQUENCE WOULD NEXT TEST INSTRUCTIONS BIN*SM12*DM4*SR0(0)*DR0(1)*
*P/CLASS THRU BIN*SM12*DM6*SR0(0)*DR0(0)*[TST.B+BIT.B+CMP.B] BUT NO
*ADDITIONAL LOGIC IS TESTED.

*TEST 103 EIGHT MICROSTATES (BIN*SM12*DM6*SR0(1)*DR0(0)*CMPB)
*
* THE ONLY POSSIBLE FAILURE IN THIS TEST IS STATE D67.9C.
*
* ROM FLOW-21,27,116,6,251,122,177,33

TST103: INC R0 ; INCREMENT TEST NUMBER
MOV #177400,\$STMP1 ; SET HIGH BYTE OF STMP1 TO ALL ONES
MOV #STMP1+1,R5 ; PUT ADDRESS OF STMP1 HI BYTE IN R5
MOV #377,\$STMP2 ; SET LOW BYTE OF STMP2 TO ALL ONES
SYN103: NOP
IUT103: CMPB (R5),\$STMP2 ; EXECUTE INSTRUCTION UNDER TEST
BEQ TST104 ; BRANCH IF TEST OK
HALT ; STATE D67.90 FAILED
; FOR LOOPING CHANGE TO 'BR TST103+2' /76

.SBTTL

*TEST 104 NINE MICROSTATES (BIN*SM12*DM5*SR0(0)*DR0(0)*CMP.B)

3546
3547
3548
3549
3550
3551 007700 005200
3552 007702 012705 001162
3553 007706 012767 000377 171246
3554 007714 012701 001166
3555 007720 012767 000377 171240
3556 007726 012767 001166 171230
3557 007734 000240
3558 007736
3559 007736 021551
3560 007740 001401
3561 007742 000000
3562
3563
3564
3565
3566
3567
3568 007744 005200
3569 007746 012705 001163
3570 007752 012767 177400 171202
3571 007760 012701 001166
3572 007764 012767 000377 171174
3573 007772 012767 001166 171164
3574 010000 121551
3575 010002 001401
3576 010004 000000
3577
3578
3579
3580
3581
3582
3583
3584
3585
3586
3587
3588
3589
3590 010006 005200
3591 010010 012737 000240 177776
3592 010016 012701 000257
3593 010022 000277
3594 010024 020137 177776
3595 010030 001416
3596 010032 012701 177776
3597 010036 000277
3598 010040 020137 177776
3599 010044 001001
3600 010046 000000
3601

```

: *
: * THE ONLY POSSIBLE FAILURE IN THIS TEST IS STATE D50.20.
: *
: * ROM FLOW-21,27,115,161,231,233,311,177,33
: *
: *****
TST104: INC R0 ; INCREMENT THE TEST NUMBER
MOV #STMP0,R5 ; PUT ADDRESS OF STMP0 IN R5
MOV #377,$STMP0 ; SET LOW BYTE OF STMP0 TO ALL ONES
MOV #STMP2,R1 ; PUT ADDRESS OF STMP2 IN R1
MOV #377,$STMP2 ; SET LOW BYTE OF STMP2 TO ALL ONES
MOV #STMP2,$STMP1 ; PUT ADDRESS OF STMP2 IN STMP1
SYN104: NOP
IUT104: CMP (R5),@(R1) ; EXECUTE INSTRUCTION UNDER TEST
BEQ TST105 ; GO TO NEXT TEST
HALT ; STATE D50.20 IS BAD
; FOR LOOPING CHANGE TO 'BR TST104+2' (757)
: *****
: * TEST 105 EIGHT MICROSTATES (BIN*SM12*DM5*SR0(1)*DR0(0)*(CMPB)
: *
: * THE ONLY POSSIBLE FAILURE IN THIS TEST IS STATE D50.30.
: *
: *****
TST105: INC R0 ; INCREMENT THE TEST NUMBER
MOV #STMP0+1,R5 ; PUT ADDRESS OF STMP0 HIGH BYTE IN R5
MOV #177400,$STMP0 ; SET HIGH BYTE OF STMP0 TO ALL ONES
MOV #STMP2,R1 ; PUT ADDRESS OF STMP2 IN R1
MOV #377,$STMP2 ; SET LOW BYTE OF STMP2 TO ALL ONES
MOV #STMP2,$STMP1 ; PUT ADDRESS OF STMP2 IN STMP1
CMPB (R5),@(R1) ; EXECUTE INSTRUCTION UNDER TEST
BEQ TST106 ; GO TO NEXT TEST
HALT ; STATE D50.30 IS BAD
; FOR LOOPING CHANGE TO 'BR TST105+2' (760)
: *****
: * TEST 106 WRITE/READ PSW
: *
: * THIS TEST VERIFIES THAT THE PSW CAN BE READ THRU THE DATA MUX.
: * IF THE TEST FAILS ONE OF MANY THINGS COULD BE BAD WHICH CANNOT BE
: * DETERMINED IN THIS DIAGNOSTIC.
: * THIS TEST REQUIRES THAT SCCE PS ADRS GETS TO TMC,
: * THAT THE TMC DMUX SELECT LINES GET TO PDR, THAT THE PSW
: * BITS GET TO THE DMUX, THAT SCCE INTERNAL ADDRESS GETS TO TMC,
: * AND SCCA VA00 GETS TO UBC.
: *
: *****
TST106: INC R0 ; INCREMENT THE TEST NUMBER
MOV #PR5,@PSW ; SET PRIORITY BITS WITH A DATO
MOV #257,R1 ; PUT VALUE OF CC'S IN R1
SCC ; SET ALL THE CC'S WITH A CCOP INSTR
CMP R1,@PSW ; EXECUTE TEST MODE
BEQ TST107 ; BRANCH IF READ PSW WORKS
MOV #PSW,R1 ; GET ADDRESS OF PSW
SCC ; SET ALL THE CONDITION CODES
CMP R1,@PSW ; DID DMUX SELECT BUS REG?
BNE 1$ ; BRANCH IF NO
HALT ; EITHER TMCD E28 BAD OR SCCE PS ADDR
; NOT GETTING TO TMCD AS A HIGH

```

```

3602                                     :FOR LOOPING CHANGE TO 'BR TST106+2'' (760)
3603 010050 005001 1S: CLR R1
3604 010052 000277 SCC
3605 010054 020137 177776 CMP R1,@PSW :DOES TMCD LOW BYTE ENABLE GC HIGH?
3606 010060 001001 BNE 2S :BRANCH IF YES
3607 010062 000000 HALT :EITHER TMCD LO BYTE EN DOES
3608 :NOT GO HIGH OR IT DOES NOT GET
3609 :THRU TO PDRE
3610 :FOR LOOPING CHANGE TO 'BR TST106+2'' (752)
3611 010064 2S:
3612 010064 000000 HALT :TEST FAILED, SEE TEST DESCRIPTION
3613 :FOR LOOPING CHANGE TO 'BR TST106+2'' (751)

```

```

*****
:TEST 107 RTI
:
: IF FORK A FAILS EXECUTION WILL GO TO ONE OF THREE STATES.
: RSD.00 WILL CAUSE A TRAP TO LOCATION 4. THIS WOULD HAPPEN
: IF RACF (HALT:OP CD 7) DOES NOT GO HIGH.
: STATE D12.01 WOULD CAUSE AN ODD ADDRESS TRAP SINCE R0
: WILL CONTAIN A 1. THIS WILL HAPPEN IF RACE E7 IS BAD.
: HLT.00 WILL CAUSE THE PROCESSOR TO HALT ON THE INSTRUCTION
: UNDER TEST AND WILL OCCUR IF RACF E17 IS BAD.
: IF THE INSTRUCTION DOESN'T WORK THEN ONE OF THE RTI MACHINE
: STATES IS BAD.

```

```

ROM FLOW-12,156,212,213,214,215,172
*****

```

```

3629 010066 005200 TST107: INC R0 :INCREMENT TEST NUMBER
3630 010070 012706 001100 MOV #STACK,SP :INITIALIZE THE STACK
3631 010074 012746 000340 MOV #PR7,-(SP) :PUT PRIORITY LEVEL 7 ON STACK
3632 010100 012746 010120 MOV #T71,-(SP) :PUT ADDRESS OF T71 ON STACK
3633 010104 012705 000001 MOV #1,R5 :PUT ODD ADDRESS IN R5.
3634 010110 000240 SYN107: NOP
3635 010112 IUT107:
3636 010112 000002 RTI :EXECUTE INSTRUCTION UNDER TEST
3637 010114 000240 NOP :IF THE PROCESSOR HALTS HERE
3638 :RACF E17 IS BAD(AFIR51(1))*(HALT:OP CD 7)
3639 010116 000000 HALT :PCB DID NOT GET LOADED
3640 :FOR LOOPING CHANGE TO 'BR TST107+2'' (764)
3641 010120 013705 177776 T71: MOV @PSW,R5 :GET PSW & PUT IN R5
3642 010124 042705 177437 BIC #^C<PR7>,R5 :MASK OUT THE PSW
3643 010130 020527 000340 CMP R5,#PR7 :DID PSW GET LOADED?
3644 010134 001401 BEQ TST110 :BRANCH IF YES
3645 010136 000000 HALT :EITHER PDRD E70(12) DOES NOT GO
3646 :HIGH ON LOAD PS AND KERNEL MODE
3647 :OR THE PRIORITY MUX ON PDRD IS BAD
3648 :FOR LOOPING CHANGE TO 'BR TST107+2'' (764)
3649

```

```

*****
:THE RTT WILL NOT BE TESTED HERE SINCE THE ONLY POSSIBLE FORK A
:FAILURE WOULD CAUSE AN RTI TO BE EXECUTED. THE T BIT FUNCTIONS OF
:THE RTI & RTT ARE TESTED IN PART 2.
*****

```

```

:TEST 110 EMT AND TRAP

```

```
3658  
3659  
3660  
3661  
3662  
3663  
3664  
3665 010140 005200  
3666 010142 012737 000340 177776  
3667 010150 012706 001100  
3668 010154 012737 010250 000030  
3669 010162 012737 000240 000032  
3670 010170 012737 010304 000010  
3671 010176 012737 010306 000020  
3672 010204 012737 010310 000034  
3673 010212 012737 010312 000070  
3674 010220 012737 010314 000130  
3675 010226 012737 010316 000430  
3676 010234 012737 010320 000630  
3677 010242 000277  
3678 010244 104377  
3679 010246 000000  
3680  
3681 010250 022726 010246 1$:  
3682 010254 001401  
3683 010256 000000  
3684  
3685 010260 022716 000357 2$:  
3686 010264 001401  
3687 010266 000000  
3688  
3689  
3690  
3691 010270 000257 3$:  
3692 010272 022737 000240 177776  
3693 010300 001427  
3694 010302 000000  
3695  
3696  
3697  
3698 010304 4$:  
3699 010304 000000  
3700  
3701  
3702  
3703 010306 5$:  
3704 010306 000000  
3705  
3706  
3707 010310 6$:  
3708 010310 000000  
3709  
3710  
3711 010312 7$:  
3712 010312 000000  
3713
```

TST110: INC R0 ; INCREMENT TEST NUMBER
MOV #PR7,@PSW ; SET PRIORITY LEVEL AT 7
MOV #STACK,SP ; INITIALIZE THE STACK
MOV #1\$,@EMTVEC ; PUT ADDRESS OF 1\$ IN EMT VECTOR
MOV #PR5,@EMTVEC+2 ; PUT PRIORITY LEVEL 5 IN EMTVEC+2
MOV #4\$,@RESVEC ; SETUP RESVEC
MOV #5\$,@20 ; SETUP LOCATION 20
MOV #6\$,@34 ; SETUP LOCATION 34
MOV #7\$,@70 ; SETUP LOCATION 70
MOV #8\$,@130 ; SETUP LOCATION 130
MOV #9\$,@430 ; SETUP LOCATION 430
MOV #10\$,@630 ; SETUP LOCATION 630
SCC ; PUT PSW IN KNOWN CONFIGURATION
EMT 377 ; EXECUTE INSTRUCTION UNDER TEST
HALT ; NEW PC FAILED TO GET LOADED
; FOR LOOPING CHANGE TO 'BR TST110+2' (735)
1\$: CMP #1\$-2,(SP)+ ; DID CORRECT PC GET STACKED?
BEQ 2\$; BRANCH IF YES
HALT ; OLD PC DID NOT STACK CORRECTLY
; FOR LOOPING CHANGE TO 'BR TST110+2' (735)
2\$: CMP #357,(SP) ; DID PSW GET STACKED PROPERLY?
BEQ 3\$; BRANCH IF YES
HALT ; EITHER PSW DID NOT GET STACKED
; PROPERLY OR PSW <7:5> BITS
; DO NOT WORK
; FOR LOOPING CHANGE TO 'BR TST110+2' (735)
3\$: CCC ; DID NEW PSW LOAD PROPERLY?
CMP #240,@PSW ; ; BRANCH IF YES
BEQ TST111 ; EITHER PSW DID NOT GET LOADED
; PROPERLY OR PSW <7:5> BITS
; DO NOT WORK
; FOR LOOPING CHANGE TO 'BR TST110+2' (735)
4\$: HALT ; EITHER IRCD EMT IS NOT GOING HIGH
; OR DAPE TV03 IS NOT GOING HIGH
; OR NOT GETTING TO THE ALU
; FOR LOOPING CHANGE TO 'BR TST110+2' (736)
5\$: HALT ; EITHER DAPE TV02 IS NOT GOING HIGH
; OR IT IS NOT GETTING TO THE ALU
; FOR LOOPING CHANGE TO 'BR TST110+2' (735)
6\$: HALT ; EITHER DAPE TV01 IS STUCK HIGH
; OR THE LOW IS NOT GETTING TO THE ALU
; FOR LOOPING CHANGE TO 'BR TST110+2' (734)
7\$: HALT ; EITHER DAPE TV04 IS STUCK HIGH OR
; THE LOW IS NOT GETTING TO THE ALU

PDP 11/70-74MP CPU DIAGNOSTIC PART 1
CEKBAC.P11 16-MAY-79 08:44

MACY11 30A(1052) 17-SEP-79^J 12:44 PAGE 70
1110 EMT AND TRAP

SEQ 0113

3714

:FOR LOOPING CHANGE TO 'BR 151110*2' (713)

```

3715 010314
3716 010314 000000
3717
3718
3719 010316
3720 010316 000000
3721
3722 010320
3723 010320 000000
3724
3725
3726
3727 010322 012737 010352 000034
3728 010330 012737 010346 000010
3729 010336 012737 010350 000014
3730 010344 104777
3731 010346
3732 010346 000000
3733
3734
3735 010350
3736 010350 000000
3737
3738 010352 012737 000036 000034
3739
3740
3741
3742
3743
3744
3745
3746
3747
3748
3749
3750
3751
3752
3753
3754 010360 005200
3755 010362 012737 010440 000020
3756 010370 012706 001100
3757 010374 012737 010460 000000
3758 010402 012737 010462 000014
3759 010410 012704 000014
3760 010414 012737 010464 000024
3761 010422 012737 010466 000004
3762 010430 012737 000300 177776
3763 010436 000004
3764 010440 042766 177437 000002
3765 010446 022766 000300 000002
3766 010454 001405
3767 010456 000000
3768
3769 010460
3770 010460 000000

```

```

8$: HALT ;DAPE E24(B0) STUCK HIGH (CHIP FAILURE)
;FOR LOOPING CHANGE TO 'BR TST110+2' (712)
9$: HALT ;DAPE E25(B0) STUCK HIGH(CHIP FAILURE)
;FOR LOOPING CHANGE TO 'BR TST110+2' (711)
10$: HALT ;DAPE TV05*07 STUCK HIGH
;FOR LOOPING CHANGE TO 'BR TST110+2' (710)
;NOTE: THE ONLY WAY THE TRAP INSTRUCTION SHOULD FAIL IS THAT IT GETS
;THE WRONG VECTOR. IF THIS HAPPENS A HALT IN LOW CORE SHOULD OCCUR.
MOV #11$,@#TRAPVEC ;PUT ADDRESS OF 11$ IN TRAP VECTOR
MOV #12$,@#RESVEC ;SETUP RESVEC
MOV #13$,@#BPTVEC ;SETUP LOCATION 14
TRAP 377 ;EXECUTE INSTRUCTION UNDER TEST
12$: HALT ;EITHER IRCD TRAP DOES NOT GO LOW
;OR IT IS NOT GETTING THRU DAPE
;FOR LOOPING CHANGE TO 'BR TST110+2' (675)
13$: HALT ;DAPE E7 IS BAD
;FOR LOOPING CHANGE TO 'BR TST110+2' (674)
11$: MOV #36,@#TRAPVEC ;RESTORE .+2 TO TRAP VECTOR
;*****
;TEST 111 IOT
;
; FORK A SHOULD NOT FAIL.
;
; IF THE TRAP VECTOR LOGIC FAILS THE TRAP VECTOR COULD COME
; OUT TO BE 0, 4, OR 24.
;
; THE ONLY OTHER POSSIBLE FAILURE WOULD BE STATE TRP.01.
; IF THIS STATE FAILS TO LOAD THE DR THE TRAP VECTOR WILL
; BE WHATEVER IS IN R4. IF IT FAILS TO LOAD THE BR THE OLD
; PS WILL FAIL TO BE STACKED.
;
; ROM FLOW-14,354,(SVC.00-SVC.90) 355,65,357,360,367,37,25,41,222,300
;*****
TST111: INC R0 ;INCREMENT TEST NUMBER
MOV #1$,@#20 ;SETUP THE IOT VECTOR
MOV #STACK,SP ;SETUP THE SP
MOV #2$,@#0 ;SETUP LOCATION ZERO
MOV #3$,@#14 ;SETUP LOCATION 14
MOV #14,R4 ;SETUP R4
MOV #4$,@#24 ;SETUP LOCATION 24
MOV #5$,@#ERRVEC ;SET UP LOCATION 4
MOV #PR6,@#PSW ;SETUP THE PSW
IOT ;EXECUTE INSTRUCTION UNDER TEST
1$: BIC #177437,2(SP) ;MASK OF THE PRIORITY BITS ON THE OLD PSW
CMP #300,2(SP) ;DID OLD SP GET STACKED?
BEQ SEQENC ;:BRANCH IF YES
HALT ;STATE TRP.01 FAILED TO LOAD BR
;FOR LOOPING CHANGE TO 'BR TST111+2' (741)
2$: HALT ;EITHER DAPE TV04 DOES NOT GO HIGH

```

```
3771                                     ;OR IT DOES NOT GET TO THE ALU.  
3772                                     ;FOR LOOPING CHANGE TO 'BR TST111+2'' (740)  
3773 010462 3$: HALT  
3774 010462 000000                                     ;STATE TRP.01 FILED TO LOAD DR  
3775                                     ;FOR LOOPING CHANGE TO 'BR TS'111+2'' (737)  
3776 010464 4$: HALT  
3777 010464 000000                                     ;EITHER IRCD IOT DOES NOT GET TO  
3778                                     ;DAPE E7(4) AS A LOW OR E' IS BAD  
3779                                     ;FOR LOOPING CHANGE TO 'BR TST111+2'' (736)  
3780 010466 5$: HALT  
3781 010466 000000                                     ;EITHER IRCD IOT DOES NOT GO LOW  
3782                                     ;OR IT DOES NOT GET TO DAPE  
3783                                     ;FOR LOOPING CHANGE TO 'BR TST111+2'' (735)  
3784 010470 016737 170404 177570 SEQENC: MOV $PASS,@#SWR ;DISPLAY PASS COUNT IN LIGHTS  
3785 010476 005737 000042 TST @#42 ;ACT 11 OR XXDP LOAD?  
3786 010502 001060 BNE 1$ ;BRANCH IF YES  
3787 010504 012737 011754 000034 MOV #STRAP,@#TRAPVEC ;SETUP TRAP VECTOR FOR PRINT  
3788 010512 005227 177777 INC #-1 ;FIRST TIME?  
3789 010516 001033 BNE 64$ ;BRANCH IF NO  
3790 010520 022737 011034 000042 CMP #SENDAD,@#42 ;ACT-11?  
3791 010526 001427 BEQ 64$ ;BRANCH IF YES  
3792 010530 104400 010536 TYPE ,65$ ;TYPE ASCIZ STRING  
3793 010534 000424 BR 64$ ;GET OVER THE ASCIZ  
3794  
3795 010606 ::65$: .ASCIZ <CRLF>/CEKBA-C PDP-11 CPU DIAGNOSTIC PART 1/<CRLF><CRLF>  
3796 010606 005767 170272 64$: TST $ICNT ;CHANGED PASS COUNT YET?  
3797 010612 001407 BEQ 2$ ;BRANCH IF NO  
3798 010614 022767 000001 000164 CMP #1,$EOPCT ;EOP COUNT AT 1 YET?  
3799 010622 001010 BNE 1$ ;BRANCH IF NO  
3800 010624 005067 170254 CLR $ICNT ;CLEAR CHANGED FLAG  
3801 010630 000405 BR 1$  
3802 010632 005267 170246 2$: INC $ICNT ;SET CHANGED FLAG  
3803 010636 012767 001000 000142 MOV #1000,$EOPCT ;CHANGE PASS COUNT  
3804 010644 022700 000111 1$: CMP #111,R0 ;IS TEST NUMBER OK?  
3805 010650 001443 BEQ 3$ ;BRANCH IF YES  
3806 010652 012737 011754 000034 MOV #STRAP,@#TRAPVEC ;SETUP TRAP VECTOR  
3807 010660 104400 010666 TYPE ,67$ ;TYPE ASCIZ STRING  
3808 010664 000414 BR 66$ ;GET OVER THE ASCIZ  
3809  
3810 010716 ::67$: .ASCIZ <15><12>/TEST NUMBER(R0) IS /  
3811 010716 010067 170232 66$: MOV R0,$REG0  
3812 010722 016746 170226 MOV $REG0,-(SP) ;SAVE $REG0 FOR TYPEOUT  
3813 010726 104402 TYPOC ;GO TYPE--OCTAL ASCII(ALL DIGITS)  
3814 010730 104400 010736 TYPE ,69$ ;TYPE ASCIZ STRING  
3815 010734 000411 BR 68$ ;GET OVER THE ASCIZ  
3816  
3817 010760 ::69$: .ASCIZ / SHOULD BE 111/<15><12>  
3818 010760 005037 177746 68$: CLR @#CONTRL ;ENABLE CACHE  
3819  
3820  
3821  
3822  
3823 .SBTTL END OF PASS ROUTINE  
3824  
3825 ;*INCREMENT THE PASS NUMBER ($PASS)  
3826 ;*INDICATE END-OF-PROGRAM AFTER 14 PASSES THRU THE PROGRAM  
;*TYPE 'END PASS'
```

```

3827      ;*IF THERES A MONITOR GO TO IT
3828      ;*IF THERE ISN'T JUMP TO TST1
3829      ;*IF IT IS DESIRED TO HAVE A BELL INDICATE THE 'END OF PASS' LOCATION
3830      ;*$ENDMG CAN BE CHANGED TO 7.
3831
3832      $EOP:
3833      010764 012737 011754 000034      MOV    #STRAP,@TRAPVEC      ;SETUP TRAP VECTOR
3834      010772 005267 170102              INC    $PASS                ;;INCREMENT THE PASS NUMBER
3835      010776 042767 100000 170074      BIC    #100000,$PASS        ;;DON'T ALLOW A NEG. NUMBER
3836      011004 005327                      DEC    (PC)+                ;;LOOP?
3837      011006 000014      $EOPCT: .WORD 14
3838      011010 003015      BGT    $DOAGN                ;;YES
3839      011012 012737      MOV    (PC)+,@(PC)+         ;;RESTORE COUNTER
3840      011014 000014      $ENDCT: .WORD 14
3841      011016 011006      $EOPCT
3842      011020 104400 011050      TYPE    $ENDMG                ;;TYPE 'END PASS'
3843      011024 013700 000042      $GET42: MOV    @42,R0          ;;GET MONITOR ADDRESS
3844      011030 001405      BEQ    $DOAGN                ;;BRANCH IF NO MONITOR
3845      011032 000005      RESET
3846      011034 004710      $ENDAD: JSR    PC,(R0)        ;;GO TO MONITOR
3847      011036 000240      NOP
3848      011040 000240      NOP
3849      011042 000240      NOP
3850      011044                      $DOAGN:
3851      011044 000137 001210      JMP    @TST1                ;;RETURN
3852      011050 005015 047105 020104      $ENDMG: .ASCII <15><12>/'END PASS/'
3853      011056 040520 051523
3854      011062      377      377      000      $ENULL: .BYTE -1,-1,0        ;;NULL CHARACTER STRING
3855      011066      .EVEN
3856      ;;*****
3857
3858      .SBTTL TYPE ROUTINE
3859
3860      ;*ROUTINE TO TYPE ASCIZ MESSAGE. MESSAGE MUST TERMINATE WITH A 0 BYTE.
3861      ;*THE ROUTINE WILL INSERT A NUMBER OF NULL CHARACTERS AFTER A LINE FEED.
3862      ;*NOTE1:      $ENULL CONTAINS THE CHARACTER TO BE USED AS THE FILLER CHARACTER.
3863      ;*NOTE2:      $FILLS CONTAINS THE NUMBER OF FILLER CHARACTERS REQUIRED.
3864      ;*NOTE3:      $FILLC CONTAINS THE CHARACTER TO FILL AFTER.
3865      ;*
3866      ;*CALL:
3867      ;*1) USING A TRAP INSTRUCTION
3868      ;*      TYPE    ,MESADR      ;;MESADR IS FIRST ADDRESS OF AN ASCIZ STRING
3869      ;*OR
3870      ;*      TYPE
3871      ;*      MESADR
3872      ;*
3873      ;*2) USING A JSR INSTRUCTION
3874      ;*      MOV    PS,-(SP)      ;;PUSH PROCESSOR STATUS WORD ON THE STACK
3875      ;*      JSR    PC,$TYPE      ;;CALL TYPE ROUTINE
3876      ;*      MESADDR      ;;FIRST ADDRESS OF MESSAGE
3877
3878      011066 105767 170057      $TYPE: TSTB    $TPFLG        ;;IS THERE A TERMINAL?
3879      011072 100002              BPL    1$                  ;;BR IF YES
3880      011074 000000              HALT
3881      011076 000407              BR     3$                  ;;HALT HERE IF NO TERMINAL
3882      011100 010046      1$:      MOV    R0,-(SP)        ;;LEAVE
3883

```



```

3939      : *      .BYTE  N      ::N=1 TO 6 FOR NUMBER OF DIGITS TO TYPE
3940      : *      .BYTE  M      ::M=1 OR 0
3941      : *      : *      : *      : *      : *      : *      : *      : *      : *      : *      : *      : *
3942      : *      : *      : *      : *      : *      : *      : *      : *      : *      : *      : *
3943      : *      : *      : *      : *      : *      : *      : *      : *      : *      : *      : *
3944      : *      : *      : *      : *      : *      : *      : *      : *      : *      : *      : *
3945      : *      : *      : *      : *      : *      : *      : *      : *      : *      : *      : *
3946      : *      : *      : *      : *      : *      : *      : *      : *      : *      : *      : *
3947      : *      : *      : *      : *      : *      : *      : *      : *      : *      : *      : *
3948      : *      : *      : *      : *      : *      : *      : *      : *      : *      : *      : *
3949      : *      : *      : *      : *      : *      : *      : *      : *      : *      : *      : *
3950      : *      : *      : *      : *      : *      : *      : *      : *      : *      : *      : *
3951      : *      : *      : *      : *      : *      : *      : *      : *      : *      : *      : *
3952      : *      : *      : *      : *      : *      : *      : *      : *      : *      : *      : *
3953      : *      : *      : *      : *      : *      : *      : *      : *      : *      : *      : *
3954      : *      : *      : *      : *      : *      : *      : *      : *      : *      : *      : *
3955 011302 017646 000000      $TYPOS: MOV      @ (SP),-(SP)      ::PICKUP THE MODE
3956 011306 116667 000001 000211  MOVB     1 (SP), $OFILL      ::LOAD ZERO FILL SWITCH
3957 011314 112667 000207      MOVB     (SP)+, $OMODE+1      ::NUMBER OF DIGITS TO TYPE
3958 011320 062716 000002      ADD      #2, (SP)           ::ADJUST RETURN ADDRESS
3959 011324 000406      BR      $TYPON
3960 011326 112767 000001 000171  $TYPOC: MOVB     #1, $OFILL      ::SET THE ZERO FILL SWITCH
3961 011334 112767 000006 000165  MOVB     #6, $OMODE+1      ::SET FOR SIX(6) DIGITS
3962 011342 112767 000005 000154  $TYPON: MOVB     #5, $OCNT      ::SET THE ITERATION COUNT
3963 011350 010346      MOV      R3, -(SP)         ::SAVE R3
3964 011352 010446      MOV      R4, -(SP)         ::SAVE R4
3965 011354 010546      MOV      R5, -(SP)         ::SAVE R5
3966 011356 116704 000145      MOVB     $OMODE+1, R4      ::GET THE NUMBER OF DIGITS TO TYPE
3967 011362 005404      NEG      R4
3968 011364 062704 000006      ADD      #6, R4           ::SUBTRACT IT FOR MAX. ALLOWED
3969 011370 110467 000132      MOVB     R4, $OMODE        ::SAVE IT FOR USE
3970 011374 116704 000125      MOVB     $OFILL, R4        ::GET THE ZERO FILL SWITCH
3971 011400 016605 000012      MOV      12(SP), R5        ::PICKUP THE INPUT NUMBER
3972 011404 005003      CLR      R3               ::CLEAR THE OUTPUT WORD
3973 011406 006105      1$: ROL      R5           ::ROTATE MSB INTO 'C'
3974 011410 000404      BR      3$               ::GO DO MSB
3975 011412 006105      2$: ROL      R5           ::FORM THIS DIGIT
3976 011414 006105      ROL      R5
3977 011416 006105      ROL      R5
3978 011420 010503      MOV      R5, R3
3979 011422 006103      3$: ROL      R3           ::GET LSB OF THIS DIGIT
3980 011424 105367 000076      DECB     $OMODE           ::TYPE THIS DIGIT?
3981 011430 100016      BPL      7$               ::BR IF NO
3982 011432 042703 177770      BIC      #177770, R3      ::GET RID OF JUNK
3983 011436 001002      BNE      4$               ::TEST FOR 0
3984 011440 005704      TST      R4               ::SUPPRESS THIS 0?
3985 011442 001403      BEQ      5$               ::BR IF YES
3986 011444 005204      4$: INC      R4           ::DON'T SUPPRESS ANYMORE 0'S
3987 011446 052703 000060      BIS      #'0, R3         ::MAKE THIS DIGIT ASCII
3988 011452 052703 000040      5$: BIS      #' , R3      ::MAKE ASCII IF NOT ALREADY
3989 011456 110367 000040      MOVB     R3, 8$          ::SAVE FOR TYPING
3990 011462 104400 011522      TYPE     , 8$           ::GO TYPE THIS DIGIT
3991 011466 105367 000032      7$: DECB     $OCNT        ::COUNT BY 1
3992 011472 003347      BGT      2$               ::BR IF MORE TO DO
3993 011474 002402      BLT      6$               ::BR IF DONE
3994 011476 005204      INC      R4               ::INSURE LAST DIGIT ISN'T A BLANK

```

```
3995 011500 000744
3996 011502 012605
3997 011504 012604
3998 011506 012603
3999 011510 016666 000002 000004
4000 011516 012616
4001 011520 000002
4002 011522 000
4003 011523 000
4004 011524 000
4005 011525 000
4006 011526 000000
4007
4008
4009
4010
4011
4012
4013
4014
4015
4016
4017
4018
4019
4020 011530
4021 011530 010046
4022 011532 010146
4023 011534 010246
4024 011536 010346
4025 011540 010546
4026 011542 012746 020200
4027 011546 016605 000020
4028 011552 100004
4029 011554 005405
4030 011556 112766 000055 000001
4031 011564 005000
4032 011566 012703 011744
4033 011572 112723 000040
4034 011576 005002
4035 011600 016001 011734
4036 011604 160105
4037 011606 002402
4038 011610 005202
4039 011612 000774
4040 011614 060105
4041 011616 005702
4042 011620 001002
4043 011622 105716
4044 011624 100407
4045 011626 106316
4046 011630 103003
4047 011632 116663 000001 177777
4048 011640 052702 000060
4049 011644 052702 000040
4050 011650 110223

        BR      2$          ;;GO DO THE LAST DIGIT
6$:     MOV     (SP)+,R5    ;;RESTORE R5
        MOV     (SP)+,R4    ;;RESTORE R4
        MOV     (SP)+,R3    ;;RESTORE R3
        MOV     2(SP),4(SP) ;;SET THE STACK FOR RETURNING
        MOV     (SP)+,(SP)
        RTI
        ;;RETURN
8$:     .BYTE   0          ;;STORAGE FOR ASCII DIGIT
        .BYTE   0          ;;TERMINATOR FOR TYPE ROUTINE
$OCNT:  .BYTE   0          ;;OCTAL DIGIT COUNTER
$OFILL:  .BYTE   0          ;;ZERO FILL SWITCH
$OMODE:  .WORD   0          ;;NUMBER OF DIGITS TO TYPE
;:*****

.SBTTL  CONVERT BINARY TO DECIMAL AND TYPE ROUTINE
;*THIS ROUTINE IS USED TO CHANGE A 16-BIT BINARY NUMBER TO A 5-DIGIT
;*SIGNED DECIMAL (ASCII) NUMBER AND TYPE IT. DEPENDING ON WHETHER THE
;*NUMBER IS POSITIVE OR NEGATIVE A SPACE OR A MINUS SIGN WILL BE TYPED
;*BEFORE THE FIRST DIGIT OF THE NUMBER. LEADING ZEROS WILL ALWAYS BE
;*REPLACED WITH SPACES.
;*CALL:
;*      MOV     NUM,-(SP)    ;;PUT THE BINARY NUMBER ON THE STACK
;*      TYPDS
;*                       ;;GO TO THE ROUTINE

$TYPDS:
        MOV     R0,-(SP)    ;;PUSH R0 ON STACK
        MOV     R1,-(SP)    ;;PUSH R1 ON STACK
        MOV     R2,-(SP)    ;;PUSH R2 ON STACK
        MOV     R3,-(SP)    ;;PUSH R3 ON STACK
        MOV     R5,-(SP)    ;;PUSH R5 ON STACK
        MOV     #20200,-(SP) ;;SET BLANK SWITCH AND SIGN
        MOV     20(SP),R5   ;;GET THE INPUT NUMBER
        BPL     1$          ;;BR IF INPUT IS POS.
        NEG     R5          ;;MAKE THE BINARY NUMBER POS.
1$:     MOV     #'-,1(SP)   ;;MAKE THE ASCII NUMBER NEG.
        CLR     R0          ;;ZERO THE CONSTANTS INDEX
        MOV     #$DBLK,R3   ;;SETUP THE OUTPUT POINTER
        MOV     #' ,(R3)+   ;;SET THE FIRST CHARACTER TO A BLANK
2$:     CLR     R2          ;;CLEAR THE BCD NUMBER
        MOV     $DTBL(R0),R1 ;;GET THE CONSTANT
3$:     SUB     R1,R5       ;;FORM THIS BCD DIGIT
        BLT     4$          ;;BR IF DONE
        INC     R2          ;;INCREASE THE BCD DIGIT BY 1
4$:     ADD     R1,R5       ;;ADD BACK THE CONSTANT
        TST     R2          ;;CHECK IF BCD DIGIT=0
        BNE     5$          ;;FALL THROUGH IF 0
        TSTB   (SP)        ;;STILL DOING LEADING 0'S?
        BMI     7$          ;;BR IF YES
5$:     ASLB   (SP)        ;;MSD?
        BCC     6$          ;;BR IF NO
6$:     MOV     1(SP),-1(R3) ;;YES--SET THE SIGN
        BIS     #'0,R2     ;;MAKE THE BCD DIGIT ASCII
7$:     BIS     #' ,R2     ;;MAKE IT A SPACE IF NOT ALREADY A DIGIT
        MOV     R2,(R3)+   ;;PUT THIS CHARACTER IN THE OUTPUT BUFFER
```

```

4051 011652 005720          TST      (R0)+          ;;JUST INCREMENTING
4052 011654 020027 000010  CMP      R0,#10        ;;CHECK THE TABLE INDEX
4053 011660 002746          BLT      2$            ;;GO DO THE NEXT DIGIT
4054 011662 003002          BGT      8$            ;;GO TO EXIT
4055 011664 010502          MOV      R5,R2        ;;GET THE LSD
4056 011666 000764          BR       6$            ;;GO CHANGE TO ASCII
4057 011670 105726          8$: TSTB   (SP)+        ;;WAS THE LSD THE FIRST NON-ZERO?
4058 011672 100003          BPL      9$            ;;BR IF NO
4059 011674 116663 177777 177776  MOVB    -1(SP),-2(R3)  ;;YES--SET THE SIGN FOR TYPING
4060 011702 105013          9$: CLRB   (R3)         ;;SET THE TERMINATOR
4061 011704 012605          MOV      (SP)+,R5     ;;POP STACK INTO R5
4062 011706 012603          MOV      (SP)+,R3     ;;POP STACK INTO R3
4063 011710 012602          MOV      (SP)+,R2     ;;POP STACK INTO R2
4064 011712 012601          MOV      (SP)+,R1     ;;POP STACK INTO R1
4065 011714 012600          MOV      (SP)+,R0     ;;POP STACK INTO R0
4066 011716 104400 011744  TYPE     $DBLK          ;;NOW TYPE THE NUMBER
4067 011722 016666 000002 000004  MOV     2(SP),4(SP)   ;;ADJUST THE STACK
4068 011730 012616          MOV      (SP)+,(SP)
4069 011732 000002          RTI                    ;;RETURN TO USER
4070 011734 023420          $DTBL: 10000.
4071 011736 001750          1000.
4072 011740 000144          100.
4073 011742 000012          10.
4074 011744 000004          $DBLK: .BLKW 4
4075
4076
4077
4078
4079
4080
4081
4082
4083

```

```

4076
4077          .SBTTL  TRAP DECORDER
4078
4079          ;*THIS ROUTINE WILL PICKUP THE LOWER BYTE OF THE 'TRAP' INSTRUCTION
4080          ;*AND USE IT TO INDEX THROUGH THE TRAP TABLE FOR THE STARTING ADDRESS
4081          ;*OF THE DESIRED ROUTINE. THEN USING THE ADDRESS OBTAINED IT WILL
4082          ;*GO TO THAT ROUTINE.
4083

```

```

4084 011754 010046          $TRAP: MOV     R0,-(SP)    ;;SAVE R0
4085 011756 016600 000002  MOV     2(SP),R0      ;;GET TRAP ADDRESS
4086 011762 005740          TST     -(R0)        ;;BACKUP BY 2
4087 011764 111000          MOVB   (R0),R0       ;;GET RIGHT BYTE OF 'RAP
4088 011766 016000 011774  MOV     $TRPAD(R0),R0 ;;INDEX TO TABLE
4089 011772 000200          RTS     R0           ;;GO TO ROUTINE
4090
4091

```

```

4092          .SBTTL  TRAP TABLE
4093
4094          ;*THIS TABLE CONTAINS THE STARTING ADDRESSES OF THE ROUTINES CALLED
4095          ;*BY THE 'TRAP' INSTRUCTION.
4096

```

```

4097          :          ROUTINE
4098          :          -----
4099          $TRPAD:
4100          $TYPE  ;;CALL=TYPE      TRAP+0(104400)  TTY TYPEOUT ROUTINE
4101          $TYPOC ;;CALL=TYPOC    TRAP+2(104402)  TYPE OCTAL NUMBER (WITH LEADING ZEROS)
4102          $TYPOS ;;CALL=TYPOS    TRAP+4(104404)  TYPE OCTAL NUMBER (NO LEADING ZEROS)
4103          $TYPON ;;CALL=TYPON    TRAP+6(104406)  TYPE OCTAL NUMBER (AS PER LAST CALL)
4104          $TYPDS ;;CALL=TYPDS    TRAP+10(104410) TYPE DECIMAL NUMBER (WITH SIGN)
4105          SUBTAB: .WORD  .
4106          .END

```


IUT66	006722	3043#		
IUT67	006750	3075#		
IUT70	007004	3109#		
IUT71	007062	3155#		
IUT72	007136	3199#		
IUT73	007176	3237#		
IUT74	007250	3278#		
IUT75	007312	3319#		
IUT76	007374	3365#		
IUT77	007436	3399#		
JMPT0	006002	2672	2676#	
JMP1AD	005032	2194	2206#	
JMP2AD	005056	2220	2224#	
KDPAR0=	172360	315#		
KDPAR1=	172362	316#		
KDPAR2=	172364	317#		
KDPAR3=	172366	318#		
KDPAR4=	172370	319#		
KDPAR5=	172372	320#		
KDPAR6=	172374	321#		
KDPAR7=	172376	322#		
KDPDR0=	172320	293#		
KDPDR1	172322	294#		
KDPDR2=	172324	295#		
KDPDR3=	172326	296#		
KDPDR4=	172330	297#		
KDPDR5	172332	298#		
KDPDR6=	172334	299#		
KDPDR7=	172336	300#		
KERSTK=	001100	32#		
KIPAR0=	172340	304#		
KIPAR1=	172342	305#		
KIPAR2=	172344	306#		
KIPAR3=	172346	307#		
KIPAR4=	172350	308#		
KIPAR5=	172352	309#		
KIPAR6=	172354	310#		
KIPAR7=	172356	311#		
KIPDR0=	172300	282#		
KIPDR1=	172302	283#		
KIPDR2=	172304	284#		
KIPDR3=	172306	285#		
KIPDR4=	172310	286#		
KIPDR5=	172312	287#		
KIPDR6=	172314	288#		
KIPDR7=	172316	289#		
LF	= 000012	46#	3923	3929
LOADRS=	177740	156#		
MAINT	- 177750	160#		
MAPH0	- 170202	399#		
MAPH00=	170202	335#	399	
MAPH01=	170206	337#	401	
MAPH02=	170212	339#	403	
MAPH03=	170216	341#	405	
MAPH04=	170222	343#	407	
MAPH05=	170226	345#	409	

MAPH06=	170232	347#	411
MAPH07=	170236	349#	413
MAPH1 =	170206	401#	
MAPH10=	170242	351#	
MAPH11=	170246	353#	
MAPH12=	170252	355#	
MAPH13=	170256	357#	
MAPH14=	170262	359#	
MAPH15 =	170266	361#	
MAPH16=	170272	363#	
MAPH17=	170276	365#	
MAPH2 =	170212	403#	
MAPH20=	170302	367#	
MAPH21=	170306	369#	
MAPH22=	170312	371#	
MAPH23=	170316	373#	
MAPH24=	170320	375#	
MAPH25=	170326	377#	
MAPH26=	170332	379#	
MAPH27=	170336	381#	
MAPH3 =	170216	405#	
MAPH30=	170342	383#	
MAPH31 =	170346	385#	
MAPH32=	170352	387#	
MAPH33=	170356	389#	
MAPH34=	170362	391#	
MAPH35=	170366	393#	
MAPH36=	170372	395#	
MAPH37=	170376	397#	
MAPH4 =	170222	407#	
MAPH5 =	170226	409#	
MAPH6 =	170232	411#	
MAPH7 =	170236	413#	
MAPL0	170200	398#	
MAPL00=	170200	334#	398
MAPL01=	170204	336#	400
MAPL02=	170210	338#	402
MAPL03=	170214	340#	404
MAPL04=	170220	342#	406
MAPL05=	170224	344#	408
MAPL06=	170230	346#	410
MAPL07=	170234	348#	412
MAPL1	170204	400#	
MAPL10=	170240	350#	
MAPL11=	170244	352#	
MAPL12 =	170250	354#	
MAPL13=	170254	356#	
MAPL14=	170260	358#	
MAPL15=	170264	360#	
MAPL16=	170270	362#	
MAPL17=	170274	364#	
MAPL2 =	170210	402#	
MAPL20=	170300	366#	
MAPL21=	170304	368#	
MAPL22 =	170310	370#	
MAPL23=	170314	372#	

